

N-channel Enhancement Mode Power MOSFET

Features


- $V_{DS} = 100V$, $I_D = 40 A$
- $R_{DS(ON)} < 17m\Omega @ V_{GS} = 10V$
- $R_{DS(ON)} < 22 m\Omega @ V_{GS} = 4.5V$

General Features

- Advanced Trench Technology
- Provide Excellent RDS(ON) and Low Gate Charge
- Lead Free and Green Available

100% UIS TESTED!


100% ΔV_{ds} TESTED!



TO-252-2L Top View



Pin Assignment



Schematic Diagram

Absolute Maximum Ratings ($T_C=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	40	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D(100^\circ C)$	28	A
Pulsed Drain Current	I_{DM}	160	A
Maximum Power Dissipation	P_D	140	W
Derating factor	-	0.94	W/ $^\circ C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	520	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.07	$^\circ C/W$
--	-----------------	------	--------------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=100\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	2	4	-	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=28\text{A}$	-	17	-	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=25\text{V}, \text{I}_D=28\text{A}$	32	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=30\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	3400	-	PF
Output Capacitance	C_{oss}		-	290	-	PF
Reverse Transfer Capacitance	C_{rss}		-	221	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{VDD}=30\text{V}, \text{ID}=2\text{A}, \text{RL}=15\Omega, \text{RG}=2.5\Omega, \text{VGS}=10\text{V}$	-	15	-	nS
Turn-on Rise Time	t_r		-	11	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	52	-	nS
Turn-Off Fall Time	t_f		-	13	-	nS
Total Gate Charge	Q_g	$\text{ID}=30\text{A}, \text{VDD}=30\text{V}, \text{VGS}=10\text{V}$	-	94	-	nC
Gate-Source Charge	Q_{gs}		-	16	-	nC
Gate-Drain Charge	Q_{gd}		-	24	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=28\text{A}$	-	0.85	1.2	V
Diode Forward Current ^(Note 2)	I_s		-	-	40	A
Reverse Recovery Time	t_{rr}	$\text{TJ} = 25^\circ\text{C}, \text{IF} = 28\text{A}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ ^(Note 3)	-	33	-	nS
Reverse Recovery Charge	Q_{rr}		-	54	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $\text{Tj}=25^\circ\text{C}, \text{V}_{\text{DD}}=50\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{Rg}=25\Omega$

Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds



Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area



Figure 10 $V_{GS(th)}$ vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance