

GENERAL DESCRIPTION

Passivated guaranteed commutation triacs in a full pack, plastic envelope intended for use in motor control circuits or with other highly inductive loads. These devices balance the requirements of commutation performance and gate sensitivity. The "sensitive gate" E series and "logic level" D series are intended for interfacing with low power drivers, including micro controllers.

QUICK REFERENCE DATA



SYMBOL	PARAMETER	MAX.	MAX.	UNIT
V_{DRM}	BTA212X- BTA212X- BTA212X-	600D 600E 600F	- 800E 800F	V
$I_{T(RMS)}$	Repetitive peak off-state voltages	600	800	
I_{TSM}	RMS on-state current	12	12	A
	Non-repetitive peak on-state current	95	95	A

PINNING - TO220F

PIN CONFIGURATION

SYMBOL

PIN	DESCRIPTION
1	main terminal 1
2	main terminal 2
3	gate
case	isolated



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
V_{DRM}	Repetitive peak off-state voltages		-	-600 600 ¹	-800 800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_{hs} \leq 56^\circ C$	-	12		A
I_{TSM}	Non-repetitive peak on-state current	full sine wave; $T_j = 25^\circ C$ prior to surge				
I^2t	I^2t for fusing	$t = 20\text{ ms}$	-	95		A
dI_T/dt	Repetitive rate of rise of on-state current after triggering	$t = 16.7\text{ ms}$	-	105		A
I_{GM}	Peak gate current	$t = 10\text{ ms}$	-	45		A ² s
V_{GM}	Peak gate voltage	$I_{TM} = 20\text{ A}; I_G = 0.2\text{ A}; dI_G/dt = 0.2\text{ A}/\mu s$		100		A/ μs
P_{GM}	Peak gate power			2		A
$P_{G(AV)}$	Average gate power	over any 20 ms period	-	5		V
T_{stg}	Storage temperature			5		W
T_j	Operating junction temperature		-40	0.5		W
				150		°C
				125		°C

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the triac may switch to the on-state. The rate of rise of current should not exceed 15 A/ μs .

ISOLATION LIMITING VALUE & CHARACTERISTIC

$T_{hs} = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{isol}	R.M.S. isolation voltage from all three terminals to external heatsink	$f = 50-60 \text{ Hz}$; sinusoidal waveform; $R.H. \leq 65\%$; clean and dustfree	-	-	2500	V
C_{isol}	Capacitance from T2 to external heatsink	$f = 1 \text{ MHz}$	-	10	-	pF

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-hs}$	Thermal resistance junction to heatsink	full or half cycle with heatsink compound	-	-	4.0	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	without heatsink compound in free air	-	55	5.5	K/W

STATIC CHARACTERISTICS

$T_j = 25^\circ C$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.		UNIT
I_{GT}	Gate trigger current ²	BTA212X- $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$ T2+ G+ T2+ G- T2- G-	-	...D	...D	...E	...F
I_L	Latching current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$ T2+ G+ T2+ G- T2- G-	-	1.0 2.2 3.3	5 5 5	10 10 10	25 25 25
I_H	Holding current	$V_D = 12 \text{ V}; I_{GT} = 0.1 \text{ A}$	-	6 6 9	15 25 25	25 30 30	mA mA mA
V_T V_{GT}	On-state voltage Gate trigger voltage	$I_T = 17 \text{ A}$ $V_D = 12 \text{ V}; I_T = 0.1 \text{ A}$ $V_D = 400 \text{ V}; I_T = 0.1 \text{ A};$ $T_j = 125^\circ C$	- - 0.25	1.3 0.7 0.4	1.6 1.5 -	1.6 1.5 -	V V V
I_D	Off-state leakage current	$V_D = V_{DRM(max)}$ $T_j = 125^\circ C$	-	0.1	0.5	0.5	mA

² Device does not trigger in the T2-, G+ quadrant.

DYNAMIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.			TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	BTA212X- $V_{DM} = 67\% V_{DRM(max)}$; $T_j = 110^\circ\text{C}$; exponential waveform; gate open circuit	...D 20	...E 60	...F 70	...D 30	-	V/ μs
dl_{com}/dt	Critical rate of change of commutating current	$V_{DM} = 400 \text{ V}$; $T_j = 110^\circ\text{C}$; $I_{T(RMS)} = 12 \text{ A}$; $dV_{com}/dt = 20 \text{ V}/\mu\text{s}$; gate open circuit	1.8	3.5	5	3	-	A/ms
dl_{com}/dt	Critical rate of change of commutating current	$V_{DM} = 400 \text{ V}$; $T_j = 110^\circ\text{C}$; $I_{T(RMS)} = 12 \text{ A}$; $dV_{com}/dt = 0.1 \text{ V}/\mu\text{s}$; gate open circuit	5	16	19	100	-	A/ms
t_{gt}	Gate controlled turn-on time	...D, E, F						μs
		$I_{TM} = 12 \text{ A}$; $V_D = V_{DRM(max)}$; $I_G = 0.1 \text{ A}$; $dl_G/dt = 5 \text{ A}/\mu\text{s}$	-	-	-	2	-	




Fig.1. Maximum on-state dissipation, P_{tot} , versus rms on-state current, $I_{T(RMS)}$, where α = conduction angle.




Fig.4. Maximum permissible rms current $I_{T(RMS)}$, versus heatsink temperature Ths .




Fig.2. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus pulse width t_p , for sinusoidal currents, $t_p \leq 20\text{ms}$.




Fig.5. Maximum permissible repetitive rms on-state current $I_{T(RMS)}$, versus surge duration, for sinusoidal currents, $f = 50\text{ Hz}$; $Ths \leq 56^\circ\text{C}$.




Fig.3. Maximum permissible non-repetitive peak on-state current I_{TSM} , versus number of cycles, for sinusoidal currents, $f = 50\text{ Hz}$.




Fig.6. Normalised gate trigger voltage $V_{GT}(T_j)/V_{GT}(25^\circ\text{C})$, versus junction temperature T_j .




Fig.7. Normalised gate trigger current $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$, versus junction temperature T_j .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current $I_L(T_j)/I_L(25^\circ\text{C})$, versus junction temperature T_j .




Fig.11. Transient thermal impedance $Z_{th\ j-hs}$, versus pulse width t_p .




Fig.9. Normalised holding current $I_H(T_j)/I_H(25^\circ\text{C})$, versus junction temperature T_j .




Fig.12. Minimum Typical critical rate of change of commutating current dI_{com}/dt versus junction temperature, $dV_{com}/dt = 20\text{V}/\mu\text{s}$.

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g




Fig.13. TO220F; The seating plane is electrically isolated from all terminals.

Notes

1. Refer to mounting instructions for F-pack envelopes.
2. Epoxy meets UL94 V0 at 1/8".