

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

General Description

The MAX6730–MAX6735 single-/dual-/triple-voltage microprocessor (μ P) supervisors feature a watchdog timer and manual reset capability. The MAX6730–MAX6735 offer factory-set reset thresholds for monitoring voltages from +0.9V to +5V and an adjustable reset input for monitoring voltages down to +0.63V. The combination of these features significantly improves system reliability and accuracy when compared to separate ICs or discrete components.

The active-low reset output asserts and remains asserted for the reset timeout period after all the monitored voltages exceed their respective thresholds. Multiple factory-set reset threshold combinations reduce the number of external components required. The MAX6730/MAX6731 monitor a single fixed voltage, the MAX6732/MAX6733 monitor two fixed voltages, and the MAX6734/MAX6735 monitor two fixed voltages and one adjustable voltage. All devices are offered with six minimum reset timeout periods ranging from 1.1ms to 1120ms.

The MAX6730–MAX6735 feature a watchdog timer with an independent watchdog output. The watchdog timer prevents system lockup during code execution errors. A watchdog startup delay of 54s after reset asserts allows system initialization during power-up. The watchdog operates in normal mode with a 1.68s delay after initialization. The MAX6730/MAX6732/MAX6734 provide an active-low, open-drain watchdog output. The MAX6731/MAX6733/MAX6735 provide an active-low, push-pull watchdog output.

Other features include a manual reset input (MAX6730/MAX6731/MAX6734/MAX6735) and push-pull reset output (MAX6731/MAX6733/MAX6735) or open-drain reset output (MAX6730/MAX6732/MAX6734). The MAX6730–MAX6733 are offered in a tiny SOT23-6 package. The MAX6734/MAX6735 are offered in a space-saving SOT23-8 package. All devices are fully specified over the extended -40°C to +85°C temperature range.

Applications

Multivoltage Systems

Telecom/Networking Equipment

Computers/Servers

Portable/Battery-Operated Equipment

Industrial Equipment

Printer/Fax

Set-Top Boxes

Typical Operating Circuit and Pin Configurations appear at end of data sheet.

Features

- ♦ V_{CC}1 (Primary Supply) Reset Threshold Voltages from +1.575V to +4.63V
- ♦ V_{CC}2 (Secondary Supply) Reset Threshold Voltages from +0.79V to +3.08V
- ◆ Adjustable RSTIN Threshold for Monitoring Voltages Down to +0.63V (MAX6734/MAX6735 Only)
- **♦ Six Reset Timeout Options**
- Watchdog Timer with Independent Watchdog Output 35s (min) Initial Watchdog Startup Period
 1.12s (min) Normal Watchdog Timeout Period
- ♦ Manual Reset Input (MAX6730/MAX6731/MAX6734/MAX6735)
- ♦ Guaranteed Reset Valid down to VCC1 or VCC2 = +0.8V
- ♦ Push-Pull RESET or Open-Drain RESET Output
- **♦ Immune to Short Vcc Transients**
- ♦ Low Supply Current: 14µA (typ) at +3.6V
- ♦ Small 6-Pin and 8-Pin SOT23 Packages

Ordering Information

PART*	TEMP RANGE	PIN-PACKAGE
MAX6730UT_DT	-40°C to +85°C	6 SOT23
MAX6731UT_DT	-40°C to +85°C	6 SOT23
MAX6732UTDT	-40°C to +85°C	6 SOT23
MAX6733UTDT	-40°C to +85°C	6 SOT23
MAX6734KADT	-40°C to +85°C	8 SOT23
MAX6734KAD_ /V-T	-40°C to +85°C	8 SOT23
MAX6735KADT	-40°C to +85°C	8 SOT23

*Insert the threshold level suffixes for V_CC1 and V_CC2 (Table 1) after "UT" or "KA." For the MAX6730/MAX6731, insert only the V_CC1 threshold suffix after the "UT." Insert the reset timeout delay (Table 2) after "D" to complete the part number. For example, the MAX6732UTLTD3-T provides a V_CC1 threshold of +4.625V, a V_CC2 threshold of +3.075V, and a 210ms reset timeout period. Sample stock is generally held on standard versions only (see the Standard Versions table). Standard versions have an order increment requirement of 2500 pieces. Nonstandard versions have an order increment requirement of 10,000 pieces. Contact factory for availability.

Devices are available in both leaded and lead(Pb)-free/RoHS-compliant packaging.

Specify lead-free by replacing "-T" with "+T" when ordering. N denotes an automotive qualified part.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

ABSOLUTE MAXIMUM RATINGS

V _{CC} 1, V _{CC} 2, RSTIN, MR, WDI to GND0.3V to +6V	Operating Temperature Range40°C to +85°C
RST, WDO to GND (open drain)0.3V to +6V	Storage Temperature Range65°C to +150°C
RST, WDO to GND (push-pull)0.3V to (V _{CC} 1 + 0.3V)	Junction Temperature+150°C
Input Current/Output Current (all pins)20mA	Lead Temperature (soldering, 10s)+300°C
Continuous Power Dissipation (T _A = +70°C)	Soldering Temperature (reflow)
6-Pin SOT23-6 (derate 4.3mW/°C above +70°C)347.8mW	Lead (Pb)-free packages+260°C
8-Pin SOT23-8 (derate 5.6mW/°C above +70°C)444.4mW	Package containing lead (Pb)+240°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

6 SOT23	8 SOT23
Junction-to-Ambient Thermal Resistance (θJA)230°C/W	Junction-to-Ambient Thermal Resistance (θJA)180°C/W
Junction-to-Case Thermal Resistance (θJC)76°C/W	Junction-to-Case Thermal Resistance (θJC)60°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{CC}1 = V_{CC}2 = +0.8V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{CC} 1, V _{CC} 2		0.8		5.5	V
	land	V _{CC} 1 < +5.5V, all I/O connections open, outputs not asserted		15	39	
Supply Current	Icc1	V _{CC} 1 < +3.6V, all I/O connections open, outputs not asserted		10	28	
Supply Current	I _{CC} 2	V _{CC} 2 < +3.6V, all I/O connections open, outputs not asserted		4	11	μΑ
		V _{CC} 2 < +2.75V, all I/O connections open, outputs not asserted		3	9	
		L (falling)	4.500	4.625	4.750	
		M (falling)	4.250	4.375	4.500	
		T (falling)	3.000	3.075	3.150	
		S (falling)	2.850	2.925	3.000	
V _{CC} 1 Reset Threshold	V _{TH} 1	R (falling)	2.550	2.625	2.700	V
		Z (falling)	2.250	2.313	2.375	
		Y (falling)	2.125	2.188	2.250	
		W (falling)	1.620	1.665	1.710	
		V (falling)	1.530	1.575	1.620	

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}1 = V_{CC}2 = +0.8V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		T (falling)	3.000	3.075	3.150	
		S (falling)	2.850	2.925	3.000	
		R (falling)	2.550	2.625	2.700	
		Z (falling)	2.250	2.313	2.375	
		Y (falling)	2.125	2.188	2.250	
		W (falling)	1.620	1.665	1.710	
V _{CC} 2 Reset Threshold	V _{TH} 2	V (falling)	1.530	1.575	1.620	V
		I (falling)	1.350	1.388	1.425	
		H (falling)	1.275	1.313	1.350	
		G (falling)	1.080	1.110	1.140	
		F (falling)	1.020	1.050	1.080	
		E (falling)	0.810	0.833	0.855	
		D (falling)	0.765	0.788	0.810	
Reset Threshold Tempco				20		ppm/°C
Reset Threshold Hysteresis	VHYST	Referenced to V _{TH} typical		0.5		%
V _{CC} _ to RST Output Delay	tRD	V _{CC} 1 = (V _{TH} 1 + 100mV) to (V _{TH} 1 - 100mV) or V _{CC} 2 = (V _{TH} 2 + 75mV) to (V _{TH} 2 - 75mV)		45		μs
		D1	1.1	1.65	2.2	
	too	D2	8.8	13.2	17.6	
Reset Timeout Period		D3	140	210	280	ms
Treset Timeout Feriou	tRP	D5	280	420	560	1113
		D6	560	840	1120	
		D4	1120	1680	2240	
ADJUSTABLE RESET COMPARA	TOR INPUT (MAX6734/MAX6735)				
RSTIN Input Threshold	VRSTIN		611	626.5	642	mV
RSTIN Input Current	IRSTIN		-25		+25	nA
RSTIN Hysteresis				3		mV
RSTIN to Reset Output Delay	trstind	VRSTIN to (VRSTIN - 30mV)		22		μs
MANUAL RESET INPUT (MAX673	0/MAX6731/I	MAX6734/MAX6735)				
MR Input Threshold	V _{IL} V _{IH}		0.7 × V _{CC} 1		0.3 × V _{CC} 1	V
MR Minimum Pulse Width			1			μs
I MILL MILLING IN I GIOC MILLIN	1					
MR Glitch Rejection				100		ns
	t _{MR}			100 200		ns ns

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC}1 = V_{CC}2 = +0.8V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
WATCHDOG INPUT			•			
Watchdog Timeout Period	two-L	First watchdog period after reset timeout period	35	54	72	S
	twD-S	Normal mode	1.12	1.68	2.24	
WDI Pulse Width	twDI	(Note 3)	50			ns
WDI Input Voltage	V _{IL}				$0.3 \times V_{CC}1$	V
WDI Input Voltage	VIH		0.7 × V _{CC} 1			v
WDI Input Current	I _{WDI}	$WDI = 0 \text{ or } V_{CC}1$	-1		+1	μΑ
RESET/WATCHDOG OUTPUT						
		V _{CC} 1 or V _{CC} 2 +0.8V, I _{SINK} = 1µA, output asserted			0.3	
	VoL	V _{CC} 1 or V _{CC} 2 +1.0V, I _{SINK} = 50µA, output asserted			0.3	
RST/WDO Output Low Voltage (Push-Pull or Open Drain)		V _{CC} 1 or V _{CC} 2 +1.2V, I _{SINK} = 100μA, output asserted			0.3	V
		V _{CC} 1 or V _{CC} 2 +2.7V, I _{SINK} = 1.2mA, output asserted			0.3	
		V _{CC} 1 or V _{CC} 2 +4.5V, I _{SINK} = 3.2mA, output asserted			0.4	
		V _{CC} 1 +1.8V, I _{SOURCE} = 200μA, output not asserted	0.8 × V _{CC} 1			
RST/WDO Output High Voltage (Push-Pull Only)	Voн	V _{CC} 1 +2.7V, I _{SOURCE} = 500μA, output not asserted	0.8 × V _{CC} 1			V
		V _{CC} 1 +4.5V, I _{SOURCE} = 800μA, output not asserted	0.8 × V _{CC} 1			
RST/WDO Output Open-Drain Leakage Current		Output not asserted			0.5	μΑ


Note 2: Devices tested at $T_A = +25$ °C. Overtemperature limits are guaranteed by design and not production tested.


Note 3: Parameter guaranteed by design.


Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output


Typical Operating Characteristics


($V_{CC}1 = +5V$, $V_{CC}2 = +3.3V$, $T_A = +25$ °C, unless otherwise noted.)














Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output


Typical Operating Characteristics (continued)


 $(V_{CC}1 = +5V, V_{CC}2 = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$











Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Pin Description

PIN				
MAX6730 MAX6731	MAX6732 MAX6733	MAX6734 MAX6735	NAME	FUNCTION
1	1	1	RST	Active-Low Reset Output. The MAX6730/MAX6732/MAX6734 provide an open-drain output. The MAX6731/MAX6733/MAX6735 provide a push-pull output. \overline{RST} asserts low when any of the following conditions occur: $V_{CC}1$ or $V_{CC}2$ drops below its preset threshold, RSTIN drops below its reset threshold, or \overline{MR} is driven low. Open-drain versions require an external pullup resistor.
2	2	2	GND	Ground
3	3	4	WDO	Active-Low Watchdog Output. The MAX6730/MAX6732/MAX6734 provide an opendrain \$\overline{WDO}\$ output. The MAX6731/MAX6735 provide a push-pull \$\overline{WDO}\$ output. \$\overline{WDO}\$ asserts low when no low-to-high or high-to-low transition occurs on WDI within the watchdog timeout period (two) or if an undervoltage lockout condition exists for \$V_{CC}\$, or RSTIN. \$\overline{WDO}\$ deasserts without a timeout period when \$V_{CC}\$, \$V_{CC}\$, and RSTIN exceed their reset thresholds, or when the manual reset input is asserted. Open-drain versions require an external pullup resistor.
4	_	5	MR	Active-Low Manual Reset Input. Drive $\overline{\text{MR}}$ low to force a reset. $\overline{\text{RST}}$ remains asserted as long as $\overline{\text{MR}}$ is low and for the reset timeout period after $\overline{\text{MR}}$ releases high. $\overline{\text{MR}}$ has a 50k Ω pullup resistor to V _{CC} 1; leave $\overline{\text{MR}}$ open or connect to V _{CC} 1 if unused.
5	5	3	WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer expires and the watchdog output asserts low. The internal watchdog timer clears whenever $\overline{\text{RST}}$ asserts or a rising or falling edge on WDI is detected. The watchdog has an initial watchdog timeout period (35s min) after each reset event and a short timeout period (1.12s min) after the first valid WDI transition. Leaving WDI unconnected does not disable the watchdog timer function.
6	6	8	V _{CC} 1	Primary Supply-Voltage Input. $V_{CC}1$ provides power to the device when it is greater than $V_{CC}2$. $V_{CC}1$ is the input to the primary reset threshold monitor.
_	4	6	V _{CC} 2	Secondary Supply-Voltage Input. V_{CC} 2 provides power to the device when it is greater than V_{CC} 1. V_{CC} 2 is the input to the secondary reset threshold monitor.
_	_	7	RSTIN	Undervoltage Reset Comparator Input. RSTIN provides a high-impedance comparator input for the adjustable reset monitor. RST asserts low if the voltage at RSTIN drops below the 626mV internal reference voltage. Connect a resistive voltage-divider to RSTIN to monitor voltages higher than 626mV. Connect RSTIN to VCC1 or VCC2 if unused.

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Table 1. Reset Voltage Threshold Suffix Guide**

	V _{CC} 1 NOMINAL	V _{CC} 2 NOMINAL
PART NO. SUFFIX	VOLTAGE	VOLTAGE
. ,	THRESHOLD(V)	THRESHOLD (V)
LT	4.625	3.075
MS	4.375	2.925
MR	4.375	2.625
TZ	3.075	2.313
SY	2.925	2.188
RY	2.625	2.188
TW	3.075	1.665
SV	2.925	1.575
RV	2.625	1.575
TI	3.075	1.388
SH	2.925	1.313
RH	2.625	1.313
TG	3.075	1.110
SF	2.925	1.050
RF	2.625	1.050
TE	3.075	0.833
SD	2.925	0.788
RD	2.625	0.788
ZW	2.313	1.665
YV	2.188	1.575
ZI	2.313	1.388
YH	2.188	1.313
ZG	2.313	1.110
YF	2.188	1.050
ZE	2.313	0.833
YD	2.188	0.788
WI	1.665	1.388
VH	1.575	1.313
WG	1.665	1.110
VF	1.575	1.050
WE	1.665	0.833
VD	1.575	0.788

^{**}Standard versions are shown in bold and are available in a D3 timeout option only. Standard versions require 2500-piece order increments and are typically held in sample stock. There is a 10,000-piece order increment on nonstandard versions.

Other threshold voltages may be available; contact factory for availability.

Table 2. Reset Timeout Period Suffix Guide

TIMEOUT	ACTIVE TIMEOUT PERIOD			
PERIOD SUFFIX	MIN (ms)	MAX (ms)		
D1	1.1	2.2		
D2	8.8	17.6		
D3	140	280		
D5	280	560		
D6	560	1120		
D4	1120	2240		

Detailed Description

Supply Voltages

The MAX6730–MAX6735 microprocessor (μP) supervisors maintain system integrity by alerting the μP to fault conditions. The MAX6730–MAX6735 monitor one to three supply voltages in μP -based systems and assert an active-low reset output when any monitored supply voltage drops below its preset threshold. The output state remains valid for V_{CC}1 or V_{CC}2 greater than +0.8V.

Threshold Levels

The two-letter code in the Reset Voltage Threshold Suffix Guide (Table 1) indicates the threshold level combinations for VCC1 and VCC2.

Reset Output

The MAX6730–MAX6735 feature an active-low reset output (RST). RST asserts when the voltage at either V_{CC}1 or V_{CC}2 falls below the voltage threshold level, V_{RSTIN} drops below its threshold, or MR is driven low (Figure 1). RST remains low for the reset timeout period (Table 2) after V_{CC}1, V_{CC}2, and RSTIN increase above their respective thresholds and after MR releases high. Whenever V_{CC}1, V_{CC}2, or RSTIN go below the reset threshold before the end of the reset timeout period, the internal timer restarts. The MAX6730/MAX6732/ MAX6734 provide an open-drain RST output, and the MAX6731/ MAX6733/MAX6735 provide a push-pull RST output.

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Manual Reset Input

Many µP-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on $\overline{\text{MR}}$ asserts the reset output, clears the watchdog timer, and deasserts the watchdog output. Reset remains asserted while $\overline{\text{MR}}$ is low and for the reset timeout period (tRP) after $\overline{\text{MR}}$ returns high. An internal 50k Ω pullup resistor allows $\overline{\text{MR}}$ to be left open if unused. Drive $\overline{\text{MR}}$ with TTL or CMOS-logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual reset function; external debounce circuitry is not required. Connect a 0.1µF capacitor from $\overline{\text{MR}}$ to GND to provide additional noise immunity when driving $\overline{\text{MR}}$ over long cables or if the device is used in a noisy environment.

Adjustable Input Voltage (RSTIN)

The MAX6734/MAX6735 provide an additional high-impedance comparator input with a 626mV threshold to monitor a third supply voltage. To monitor a voltage higher than 626mV, connect a resistive-divider to the circuit as shown in Figure 2 to establish an externally controlled threshold voltage, VEXT_TH.

Figure 2. Monitoring a Third Voltage

$$VEXT_TH = 626mV \times \frac{(R1 + R2)}{R2}$$




Figure 1. RST, WDO, and MR Timing Diagram

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

The RSTIN comparator derives power from V_{CC}1, and the input voltage must remain less than or equal to V_{CC}1. Low leakage current at RSTIN allows the use of large-valued resistors, resulting in reduced power consumption of the system.

Watchdog

The watchdog feature monitors μP activity through the watchdog input (WDI). A rising or falling edge on WDI within the watchdog timeout period (tWD) indicates normal μP operation. \overline{WDO} asserts low if WDI remains high or low for longer than the watchdog timeout period. Leaving WDI unconnected does not disable the watchdog timer.

The MAX6730–MAX6735 include a dual-mode watch-dog timer to monitor μP activity. The flexible timeout architecture provides a long-period initial watchdog mode, allowing complicated systems to complete lengthy boots, and a short-period normal watchdog mode, allowing the supervisor to provide quick alerts when processor activity fails. After each reset event (VCC power-up, brownout, or manual reset), there is a long initial watchdog period of 35s (min). The long watchdog period mode provides an extended time for the system to power up and fully initialize all μP and system components before assuming responsibility for routine watchdog updates.

The usual watchdog timeout period (1.12s min) begins after the initial watchdog timeout period (t_{WD-L}) expires or after the first transition on WDI (Figure 3). During normal operating mode, the supervisor asserts the WDO output if the μP does not update the WDI with a valid transition (high to low or low to high) within the standard timeout period (t_{WD-S}) (1.12s min).

Connect $\overline{\text{MR}}$ to $\overline{\text{WDO}}$ to force a system reset in the event that no rising or falling edge is detected at WDI within the watchdog timeout period. $\overline{\text{WDO}}$ asserts low when no edge is detected by WDI, the $\overline{\text{RST}}$ output asserts low, the watchdog counter immediately clears, and $\overline{\text{WDO}}$ returns high. The watchdog counter restarts, using the long watchdog period, when the reset timeout period ends (Figure 4).

Ensuring a Valid RESET Output Down to V_{CC} = 0V

The MAX6730–MAX6735 guarantee proper operation down to $V_{CC} = +0.8V$. In applications that require valid reset levels down to $V_{CC} = 0V$, use a $100k\Omega$ pulldown resistor from \overline{RST} to GND. The resistor value used is not critical, but it must be large enough not to load the reset output when V_{CC} is above the reset threshold. For most applications, $100k\Omega$ is adequate. Note that this configuration does not work for the open-drain outputs of MAX6730/MAX6732/MAX6734.




Figure 3. Watchdog Input/Output Timing Diagram (MR and WDO Not Connected)

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output




Figure 4. Watchdog Input/Output Timing Diagram (MR and WDO Connected)

_Applications Information

Interfacing to µPs with Bidirectional Reset Pins

Microprocessors with bidirectional reset pins can interface directly with the open-drain \overline{RST} output options. However, conditions might occur in which the push-pull output versions experience logic contention with the bidirectional reset pin of the $\mu P.$ Connect a $10k\Omega$ resistor between \overline{RST} and the μP 's reset I/O port to prevent logic contention (Figure 5).

Falling Vcc Transients

The MAX6730–MAX6735 μ P supervisors are relatively immune to short-duration falling V_{CC}_ transients (glitches). Small glitches on V_{CC}_ are ignored by the MAX6730–MAX6735, preventing undesirable reset pulses to the μ P. The *Typical Operating Characteristics* show Maximum Transient Duration vs. Reset Threshold




Figure 5. Interfacing to µPs with Bidirectional Reset I/O

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Overdrive, for which reset pulses are not generated. The graph was produced using falling V_{CC} pulses, starting above V_{TH} and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a falling V_{CC} transient typically might have without causing a reset pulse to be issued. As the amplitude of the transient increases (i.e., goes further below the reset threshold), the maximum allowable pulse width decreases. A $0.1\mu F$ bypass capacitor mounted close to V_{CC} provides additional transient immunity.

Watchdog Software Considerations

Setting and resetting the watchdog input at different points in the program rather than "pulsing" the watchdog input high-low-high or low-high-low helps the watchdog timer closely monitor software execution. This technique avoids a "stuck" loop, in which the watchdog timer continues to be reset within the loop, preventing the watchdog from timing out. Figure 6 shows an example flow diagram in which the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, and then set high again when the program returns to the beginning. If the program "hangs" in any subroutine, the I/O continually asserts low (or high), and the watchdog timer expires, issuing a reset or interrupt.





Figure 6. Watchdog Flow Diagram

Functional Diagram



Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Standard Versions


MAX6730UTLD3-T ABCC MAX6730UTSD3-T ABPB MAX6730UTZD3-T ABPD MAX6730UTVD3-T ABPC MAX6731UTLD3-T ABPE MAX6731UTD3-T ABPE MAX6731UTSD3-T ABPG MAX6731UTSD3-T ABPF MAX6731UTZD3-T ABPI MAX6731UTVD3-T ABPH MAX6732UTLTD3-T ABPH MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPL MAX6732UTSVD3-T ABPL MAX6732UTSD3-T ABPC MAX6732UTSD3-T ABPC MAX6732UTSD3-T ABPV MAX6732UTYD3-T ABPV MAX6732UTYD3-T ABPV MAX6732UTYD3-T ABPS MAX6732UTVD3-T ABPS MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTVD3-T ABPR MAX6733UTSD3-T ABPR MAX6733UTSD3-T ABPW MAX6733UTSD3-T ABPX </th <th>PART</th> <th>TOP MARK</th>	PART	TOP MARK
MAX6730UTRD3-T ABPA MAX6730UTZD3-T ABPD MAX6730UTVD3-T ABPC MAX6731UTLD3-T ABPE MAX6731UTD3-T ABCD MAX6731UTD3-T ABPG MAX6731UTD3-T ABPI MAX6731UTVD3-T ABPI MAX6732UTLTD3-T ABPH MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPJ MAX6732UTSVD3-T ABPL MAX6732UTSD3-T ABPC MAX6732UTSDD3-T ABPK MAX6732UTSDD3-T ABPV MAX6732UTYD3-T ABPV MAX6732UTYD3-T ABPV MAX6732UTYD3-T ABPS MAX6732UTYD3-T ABPS MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTSD3-T ABPW MAX6733UTSD3-T ABQB MAX6733UTSD3-T ABQA MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQY </td <td>MAX6730UTLD3-T</td> <td>ABCC</td>	MAX6730UTLD3-T	ABCC
MAX6730UTZD3-T ABPD MAX6730UTVD3-T ABPC MAX6731UTLD3-T ABPE MAX6731UTD3-T ABCD MAX6731UTSD3-T ABPG MAX6731UTD3-T ABPF MAX6731UTVD3-T ABPI MAX6731UTVD3-T ABPH MAX6732UTLTD3-T ABPN MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTSD3-T ABPL MAX6732UTSD3-T ABPC MAX6732UTZWD3-T ABPV MAX6732UTZWD3-T ABPV MAX6732UTZWD3-T ABPV MAX6732UTYDD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVD3-T ABPS MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTSD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSD3-T ABQA MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQJ	MAX6730UTSD3-T	ABPB
MAX6730UTVD3-T ABPC MAX6731UTLD3-T ABPE MAX6731UTD3-T ABCD MAX6731UTSD3-T ABPG MAX6731UTD3-T ABPF MAX6731UTVD3-T ABPI MAX6732UTLTD3-T ABPH MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTSVD3-T ABPJ MAX6732UTSD3-T ABPL MAX6732UTSD3-T ABPC MAX6732UTZWD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVD3-T ABPS MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTLD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQJ	MAX6730UTRD3-T	ABPA
MAX6731UTLD3-T ABPE MAX6731UTD3-T ABCD MAX6731UTSD3-T ABPG MAX6731UTD3-T ABPF MAX6731UTVD3-T ABPI MAX6732UTLTD3-T ABCE MAX6732UTSVD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTSVD3-T ABPJ MAX6732UTSD3-T ABPL MAX6732UTGD3-T ABPC MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTZWD3-T ABPT MAX6732UTYDD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVDD3-T ABPQ MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTLD3-T ABPR MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQB MAX6733UTSD3-T ABPZ MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABQJ	MAX6730UTZD3-T	ABPD
MAX6731UTD3-T ABCD MAX6731UTSD3-T ABPG MAX6731UTRD3-T ABPF MAX6731UTZD3-T ABPI MAX6731UTVD3-T ABPH MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTSD3-T ABPL MAX6732UTGD3-T ABPC MAX6732UTSDD3-T ABPV MAX6732UTYDD3-T ABPV MAX6732UTYDD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVDD3-T ABPQ MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPR MAX6733UTLTD3-T ABPP MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSVD3-T ABPX MAX6733UTSD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABQJ	MAX6730UTVD3-T	ABPC
MAX6731UTSD3-T ABPG MAX6731UTRD3-T ABPF MAX6731UTZD3-T ABPI MAX6731UTVD3-T ABPH MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPJ MAX6732UTSD3-T ABPL MAX6732UTSD3-T ABPC MAX6732UTSD3-T ABPK MAX6732UTYD3-T ABPV MAX6732UTYD3-T ABPT MAX6732UTYD3-T ABPS MAX6732UTYD3-T ABPS MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6732UTVD3-T ABPR MAX6733UTLTD3-T ABPP MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQJ	MAX6731UTLD3-T	ABPE
MAX6731UTRD3-T ABPF MAX6731UTZD3-T ABPI MAX6732UTLTD3-T ABPH MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPJ MAX6732UTSHD3-T ABPL MAX6732UTGD3-T ABPC MAX6732UTZWD3-T ABPV MAX6732UTZWD3-T ABPV MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABQJ	MAX6731UTTD3-T	ABCD
MAX6731UTZD3-T ABPI MAX6732UTLTD3-T ABPH MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTRVD3-T ABPJ MAX6732UTGD3-T ABPC MAX6732UTGD3-T ABPO MAX6732UTZWD3-T ABPV MAX6732UTZWD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTVDD3-T ABPS MAX6732UTVDD3-T ABPQ MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPR MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABQJ	MAX6731UTSD3-T	ABPG
MAX6731UTVD3-T ABPH MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTSVD3-T ABPJ MAX6732UTSD3-T ABPC MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVDD3-T ABPS MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABQY	MAX6731UTRD3-T	ABPF
MAX6732UTLTD3-T ABCE MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTRVD3-T ABPJ MAX6732UTSHD3-T ABPL MAX6732UTSD3-T ABPO MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVDD3-T ABPQ MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTSVD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTZWD3-T ABQJ	MAX6731UTZD3-T	ABPI
MAX6732UTSYD3-T ABPN MAX6732UTSVD3-T ABPM MAX6732UTRVD3-T ABPJ MAX6732UTSHD3-T ABPL MAX6732UTGD3-T ABPO MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABQC MAX6733UTZWD3-T ABQY	MAX6731UTVD3-T	ABPH
MAX6732UTSVD3-T ABPM MAX6732UTRVD3-T ABPJ MAX6732UTSHD3-T ABPL MAX6732UTGD3-T ABPO MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPR MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABPZ MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTSDD3-T ABPY MAX6733UTSDD3-T ABQJ	MAX6732UTLTD3-T	ABCE
MAX6732UTRVD3-T ABPJ MAX6732UTSHD3-T ABPC MAX6732UTSDD3-T ABPK MAX6732UTSDD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTYDD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVDD3-T ABPQ MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPR MAX6732UTVDD3-T ABPW MAX6733UTSD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTGD3-T ABQC MAX6733UTZWD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTSYD3-T	ABPN
MAX6732UTSHD3-T ABPL MAX6732UTTGD3-T ABPO MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQA MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTSVD3-T	ABPM
MAX6732UTTGD3-T ABPO MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTRVD3-T	ABPJ
MAX6732UTSDD3-T ABPK MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTSHD3-T	ABPL
MAX6732UTZWD3-T ABPV MAX6732UTYHD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSVD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTSDD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTTGD3-T	ABPO
MAX6732UTYHD3-T ABPT MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABQB MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTSDD3-T	ABPK
MAX6732UTZGD3-T ABPU MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTSD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTZWD3-T	ABPV
MAX6732UTYDD3-T ABPS MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTGD3-T ABQC MAX6733UTZWD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTYHD3-T	ABPT
MAX6732UTVHD3-T ABPQ MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTZGD3-T	ABPU
MAX6732UTWGD3-T ABPR MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTYDD3-T	ABPS
MAX6732UTVDD3-T ABPP MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTVHD3-T	ABPQ
MAX6733UTLTD3-T ABPW MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTWGD3-T	ABPR
MAX6733UTSYD3-T ABQB MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6732UTVDD3-T	ABPP
MAX6733UTSVD3-T ABQA MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6733UTLTD3-T	ABPW
MAX6733UTRVD3-T ABPX MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6733UTSYD3-T	ABQB
MAX6733UTSHD3-T ABPZ MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6733UTSVD3-T	ABQA
MAX6733UTTGD3-T ABQC MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6733UTRVD3-T	ABPX
MAX6733UTSDD3-T ABPY MAX6733UTZWD3-T ABQJ	MAX6733UTSHD3-T	ABPZ
MAX6733UTZWD3-T ABQJ	MAX6733UTTGD3-T	ABQC
	MAX6733UTSDD3-T	ABPY
MAX6733UTYHD3-T ABQH	MAX6733UTZWD3-T	ABQJ
	MAX6733UTYHD3-T	ABQH

PART	TOP MARK			
MAX6733UTZGD3-T	ABQI			
MAX6733UTYDD3-T	ABQG			
MAX6733UTVHD3-T	ABQE			
MAX6733UTWGD3-T	ABQF			
MAX6733UTVDD3-T	ABQD			
MAX6734KALTD3-T	AEHN			
MAX6734KASYD3-T	AEHS			
MAX6734KASVD3-T	AEHR			
MAX6734KARVD3-T	AEHO			
MAX6734KASHD3-T	AEHQ			
MAX6734KATGD3-T	AEHT			
MAX6734KASDD3-T	AEHP			
MAX6734KAZWD3-T	AEIA			
MAX6734KAYHD3-T	AEHY			
MAX6734KAZGD3-T	AEHZ			
MAX6734KAYDD3-T	AEHX			
MAX6734KAVHD3-T	AEHV			
MAX6734KAWGD3-T	AEHW			
MAX6734KAVDD3-T	AEHU			
MAX6735KALTD3-T	AEIB			
MAX6735KASYD3-T	AEIG			
MAX6735KASVD3-T	AEIF			
MAX6735KARVD3-T	AEIC			
MAX6735KASHD3-T	AEIE			
MAX6735KATGD3-T	AEIH			
MAX6735KASDD3-T	AEID			
MAX6735KAZWD3-T	AEIO			
MAX6735KAZID3-T	AAJZ			
MAX6735KAYHD3-T	AEIM			
MAX6735KAZGD3-T	AEIN			
MAX6735KAYDD3-T	AEIL			
MAX6735KAVHD3-T	AEIJ			
MAX6735KAWGD3-T	AEIK			
MAX6735KAVDD3-T	AEII			

Note: Sample stock is generally held on standard versions only. Standard versions have an order increment requirement of 2500 pieces. Nonstandard versions have an order increment requirement of 10,000 pieces. Contact factory for availability of nonstandard versions.

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output


Pin Configurations



Typical Operating Circuit

Chip Information

PROCESS: BiCMOS



Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
6 SOT23	U6-1	<u>21-0058</u>	<u>90-0175</u>
8 SOT23	K8SN-1	21-0078	<u>90-0176</u>

Selector Guide

PART NUMBER	VOLTAGE MONITORS	RST OUTPUT	MANUAL RESET	WATCHDOG INPUT	WATCHDOG OUTPUT
MAX6730	1	Open Drain	$\sqrt{}$	$\sqrt{}$	Open Drain
MAX6731	1	Push-Pull	V	$\sqrt{}$	Push-Pull
MAX6732	2	Open Drain	_	$\sqrt{}$	Open Drain
MAX6733	2	Push-Pull	_	V	Push-Pull
MAX6734	3	Open Drain	√	V	Open Drain
MAX6735	3	Push-Pull	V	V	Push-Pull

Single-/Dual-/Triple-Voltage µP Supervisory Circuits with Independent Watchdog Output

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/02	Initial release.	_
1	12/02	Released MAX6730/MAX6731.	1
2	1/03	Released MAX6733.	1
3	3/04	Updated Typical Operating Circuit.	14
4	12/05	Added lead-free notation to Ordering Information.	1
5	3/09	Updated Pin Description and added Package Table.	7, 14
6	11/11	Added automotive-qualified part information	1
7	4/13	Added Package Thermal Characteristics and corrected power dissipation errors and package code for 8 SOT23	2–4, 14



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX3261CCJ MAX3741HETE#TG16 MAX3261CCJ-T MAX3741HETE#G16