

## UT5504L-TN3-T-VB Datasheet

### P-Channel 40 V (D-S) MOSFET

PRODUCT SUMMARY	
$V_{DS}$ (V)	-40
$R_{DS(on)}$ ( $\Omega$ ) at $V_{GS} = -10$ V	0.012
$R_{DS(on)}$ ( $\Omega$ ) at $V_{GS} = -4.5$ V	0.015
$I_D$ (A)	-50
Configuration	Single

#### FEATURES

- Trench power MOSFET
- Package with low thermal resistance
- 100 %  $R_g$  and UIS tested



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**



ABSOLUTE MAXIMUM RATINGS ( $T_C = 25\text{ }^{\circ}\text{C}$ , unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		$V_{DS}$	-40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	
Continuous Drain Current	$T_C = 25\text{ }^{\circ}\text{C}$ <sup>a</sup>	$I_D$	-50	A
	$T_C = 125\text{ }^{\circ}\text{C}$		-39	
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	-50	
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	-200	
Single Pulse Avalanche Current	$L = 0.1\text{ mH}$	$I_{AS}$	-40	
Single Pulse Avalanche Energy		$E_{AS}$	80	mJ
Maximum Power Dissipation <sup>b</sup>	$T_A = 25\text{ }^{\circ}\text{C}$	$P_D$	3	W
	$T_C = 25\text{ }^{\circ}\text{C}$		136	
	$T_C = 125\text{ }^{\circ}\text{C}$		45	
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to +175	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS				
PARAMETER		SYMBOL	LIMIT	UNIT
Junction-to-Ambient	PCB Mount <sup>c</sup>	$R_{thJA}$	50	$^{\circ}\text{C/W}$
Junction-to-Case (Drain)		$R_{thJC}$	1.1	

#### Notes


- Package limited.
- Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- When mounted on 1" square PCB (FR4 material).
- Parametric verification ongoing.

SPECIFICATIONS (T <sub>C</sub> = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA		-40	-	-	V
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA		-1.0	-	-3.5	
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -40 V	-	-	-1	μA
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -40 V, T <sub>J</sub> = 125 °C	-	-	-50	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -40 V, T <sub>J</sub> = 175 °C	-	-	-150	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = -10 V	V <sub>DS</sub> ≤ -5 V	-50	-	-	A
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -17 A	-	0.012	-	Ω
		V <sub>GS</sub> = -10 V	I <sub>D</sub> = -10 A, T <sub>J</sub> = 125 °C	-	0.017	-	
		V <sub>GS</sub> = -10 V	I <sub>D</sub> = -10 A, T <sub>J</sub> = 175 °C	-	0.020	-	
		V <sub>GS</sub> = -4.5 V	I <sub>D</sub> = -14 A	-	0.015	-	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -17 A		-	61	-	S
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -25 V, f = 1 MHz	-	3000	-	pF
Output Capacitance	C <sub>oss</sub>			-	508	635	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	352	440	
Total Gate Charge <sup>c</sup>	Q <sub>g</sub>	V <sub>GS</sub> = -10 V	V <sub>DS</sub> = -30 V, I <sub>D</sub> = -50 A	-	60	80	nC
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>			-	5.7	8.6	
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			-	14.7	22	
Gate Resistance	R <sub>g</sub>	f = 1 MHz		1.5	3	4.5	Ω
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	V <sub>DD</sub> = -20 V, R <sub>L</sub> = 0.4 Ω I <sub>D</sub> ≅ -50 A, V <sub>GEN</sub> = -10 V, R <sub>g</sub> = 1 Ω		-	10	15	ns
Rise Time <sup>c</sup>	t <sub>r</sub>			-	12	18	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>			-	40	60	
Fall Time <sup>c</sup>	t <sub>f</sub>			-	16	24	
Source-Drain Diode Ratings and Characteristics <sup>b</sup>							
Pulsed Current <sup>a</sup>	I <sub>SM</sub>			-	-	-200	A
Forward Voltage	V <sub>SD</sub>	I <sub>F</sub> = -50 A, V <sub>GS</sub> = 0 V		-	-1	-1.5	V



**Notes**

- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .  
 b. Guaranteed by design, not subject to production testing.  
 c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ , unless otherwise noted)

**Output Characteristics**

**Transfer Characteristics**


**On-Resistance vs. Drain Current**

**Capacitance**

**Gate Charge**

**On-Resistance vs. Junction Temperature**

**TYPICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ , unless otherwise noted)




Source Drain Diode Forward Voltage




On-Resistance vs. Gate-to Source Voltage



Threshold Voltage



Transconductance



Drain Source Breakdown vs. Junction Temperature

$I_D$  - Drain Current (A)

$V_{DS}$  - Drain-to-Source Voltage (V)

$T_C = 25\text{ }^{\circ}\text{C}$   
Single Pulse

$I_{DM}$  Limited

Limited by  $R_{DS(on)}$ \*

$I_D$  Limited

BVDSS Limited

100  $\mu\text{s}$   
1 ms  
10 ms  
100 ms  
1 s, 10 s, DC

\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Figure 10 is a log-log plot showing the Normalized Effective Transient Thermal Impedance (Y-axis, ranging from 0.01 to 2) versus the Square Wave Pulse Duration (s) (X-axis, ranging from  $10^{-4}$  to 1). The plot displays curves for various duty cycles (0.5, 0.2, 0.1, 0.05, 0.02) and a single pulse. The curves show that the normalized effective transient thermal impedance increases with pulse duration and decreases with increasing duty cycle. The single pulse curve starts at the lowest impedance for short durations and increases towards the 0.02 duty cycle curve as duration increases.

5



**Normalized Thermal Transient Impedance, Junction-to-Ambient**

**Note**

- The characteristics shown in the two graphs
    - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
    - Normalized Transient Thermal Impedance Junction-to-Case (25 °C)
- are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

## TO-252AA Case Outline



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	2.18	2.38	0.086	0.094
A1	-	0.127	-	0.005
b	0.64	0.88	0.025	0.035
b2	0.76	1.14	0.030	0.045
b3	4.95	5.46	0.195	0.215
C	0.46	0.61	0.018	0.024
C2	0.46	0.89	0.018	0.035
D	5.97	6.22	0.235	0.245
D1	4.10	-	0.161	-
E	6.35	6.73	0.250	0.265
E1	4.32	-	0.170	-
H	9.40	10.41	0.370	0.410
e	2.28 BSC		0.090 BSC	
e1	4.56 BSC		0.180 BSC	
L	1.40	1.78	0.055	0.070
L3	0.89	1.27	0.035	0.050
L4	-	1.02	-	0.040
L5	1.01	1.52	0.040	0.060
ECN: T13-0592-Rev. A, 02-Sep-13				
DWG: 6019				

### Note

- Dimension L3 is for reference only.

RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads  
Dimensions in Inches/(mm)



# Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental ; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

## Material Category Policy

**Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)**

**Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.**

**Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.**