

## Features

- Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Low-Voltage Differential 30-Ω to 55-Ω Line Drivers and Receivers for Signaling Rates, Up to 200 Mbps
- Type-2 Receivers Provide an Offset (100 mV) Threshold to Detect Open-Circuit and Idle-Bus
- Conditions
- -1 V to 3.4 V Common-Mode Voltage Range
- Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Disabled or  $V_{CC} \leq 1.5 V$
- Bus-Pin Protection:  $\pm 8$  kV HBM model
- $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$  Operation Temperature Range

## Applications


- Backplane Multipoint Data/Clock Transmission
- Cellular Base Stations
- Network Switches and Routers
- Industrial Control
- Communication Infrastructure

## Description

The TPT9H221 is a 3.3V Multipoint-Low-Voltage Differential (M-LVDS) line driver and receiver, which can operate at signaling rates up to 200 Mbps. Driver outputs and receiver inputs are protected against  $\pm 8$ kV ESD strikes without latch-up. The driver output has been designed to support multipoint buses presenting loads as low as 30  $\Omega$ , and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The TPT9H221 is Type-2 receiver that detect the bus state with a differential input of 50 mV over a common-mode voltage range of -1 V to 3.4 V. Type-2 receiver includes an offset threshold to provide a known output state under open-circuit fail-safe, idle-bus fail-safe. The device is characterized for operation from  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ . The device is available as half-duplex in an 8-lead SOP package.

## Simplified Schematic




## Table of Contents

|  |           |
|--|-----------|
| <b>Features</b> .....                                    | <b>1</b>  |
| <b>Applications</b> .....                                | <b>1</b>  |
| <b>Description</b> .....                                 | <b>1</b>  |
| <b>Simplified Schematic</b> .....                        | <b>1</b>  |
| <b>Table of Contents</b> .....                           | <b>2</b>  |
| <b>Revision History</b> .....                            | <b>3</b>  |
| <b>Device Function Tables</b> .....                      | <b>4</b>  |
| <b>Absolute Maximum Ratings</b> .....                    | <b>6</b>  |
| <b>Voltage at Logic pin: D, DE, /RE, R</b> .....         | <b>6</b>  |
| <b>Voltage at Bus pin: A, B</b> .....                    | <b>6</b>  |
| <b>Operating Temperature Range</b> .....                 | <b>6</b>  |
| <b>Storage Temperature Range</b> .....                   | <b>6</b>  |
| <b>Maximum Junction Temperature</b> .....                | <b>6</b>  |
| <b>Lead Temperature (Soldering, 10 sec)</b> .....        | <b>6</b>  |
| <b>ESD Rating</b> .....                                  | <b>6</b>  |
| <b>Thermal Information</b> .....                         | <b>6</b>  |
| <b>Recommended Operation Conditions</b> .....            | <b>6</b>  |
| <b>Electrical Characteristics</b> .....                  | <b>7</b>  |
| <b>Test Circuits, Configurations and Waveforms</b> ..... | <b>11</b> |
| .....  | <b>15</b> |
| <b>Tape and Reel Information</b> .....                   | <b>16</b> |
| <b>Package Outline Dimensions</b> .....                  | <b>17</b> |
| SO1R (SOP8) .....  | <b>17</b> |
| <b>Order Information</b> .....                           | <b>18</b> |
| <b>IMPORTANT NOTICE AND DISCLAIMER</b> .....             | <b>19</b> |

## Revision History

| Date       | Revision        | Notes   |
|------------|-----------------|---|
| 2018/11/12 | Prelim Rev. 0.1 | Definition Draft  |
| 2019/03/27 | Rev.0           | Released Version, confirm spec limit  |
| 2023/07/12 | Rev.A1          | Updated the typo in figure1 in page 11, updated the package information in page 16&17 |
| 2023/09/01 | Rev.A2          | Updated the temperature range: -40°C to 105°C   |
|            |                 |   |

## Pin Configuration and Functions



| in No. | Pin Name        | I/O            | Description                 |
|--------|-----------------|----------------|-----------------------------|
| 1      | R               | Digital output | Receiver Output             |
| 2      | /RE             | Digital input  | Receiver Output Enable      |
| 3      | DE              | Digital input  | Driver Output Enable        |
| 4      | D               | Digital input  | Driver Input                |
| 5      | GND             | Ground         | Ground                      |
| 6      | A               | Bus input      | Noninverting Receiver Input |
| 7      | B               | Bus input      | Inverting Receiver Input    |
| 8      | V <sub>CC</sub> | Power          | Power Supply                |

## Device Function Tables

**Table 1. Truth Table Abbreviations**

| Abbreviation | Description          |
|--------------|----------------------|
| H            | High level           |
| L            | Low level            |
| X            | Don't care           |
| I            | Indeterminate        |
| Z            | High impedance (off) |
| NC           | Disconnected         |

**Table 2. DRIVER**

| INPUT | ENABLE | OUTPUTS |   |
|-------|--------|---------|---|
| D     | DE     | A       | B |
| L     | H      | L       | H |
| H     | H      | H       | L |
| OPEN  | H      | L       | H |
| X     | OPEN   | Z       | Z |
| X     | L      | Z       | Z |

H = high level, L = low level, Z = high impedance,  
X = Don't care, ? = indeterminate

**Table 3. TYPE-2 RECEIVER**

| INPUTS                                    |      | OUTPUT |
|---|------|--------|
| $V_{ID} = V_A - V_B$                      | RE   | R      |
| $V_{ID} \geq 150 \text{ mV}$              | L    | H      |
| $50 \text{ mV} < V_{ID} < 150 \text{ mV}$ | L    | ?      |
| $V_{ID} \leq 50 \text{ mV}$               | L    | L      |
| X   | H    | Z      |
| X   | Open | Z      |
| Open Circuit                              | L    | L      |

**Table 4. Type-2 Receiver Input Threshold Test Voltages**

| Applied Voltage |          | Differential Input Voltages | Common Mode Input Voltage | Receiver Output <sup>(1)</sup> |
|-----------------|----------|-----------------------------|---------------------------|--------------------------------|
| $V_{IA}$        | $V_{IB}$ | $V_{ID}$                    | $V_{IC}$                  |                                |
| 2.400           | 0.000    | 2.400                       | 1.200                     | H                              |
| 0.000           | 2.400    | -2.400                      | 1.200                     | L                              |
| 3.800           | 3.650    | 0.150                       | 3.725                     | H                              |
| 3.800           | 3.750    | 0.050                       | 3.775                     | L                              |
| -1.250          | -1.400   | 0.150                       | -1.325                    | H                              |
| -1.350          | -1.400   | 0.050                       | -1.375                    | L                              |

(1)H = high level, L = low level, output state assumes receiver is enabled (RE = L)

## Absolute Maximum Ratings

| Parameters                           | Rating         |
|--------------------------------------|----------------|
| V <sub>CC</sub> to GND               | -0.5 V to 4 V  |
| Voltage at Logic pin: D, DE, /RE, R  | -0.3V to 4V    |
| Voltage at Bus pin: A, B             | -1.8V to +4V   |
| Operating Temperature Range          | -40°C to 105°C |
| Storage Temperature Range            | -65°C to 150°C |
| Maximum Junction Temperature         | 150°C          |
| Lead Temperature (Soldering, 10 sec) | 260°C          |

\* **Note:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(1) This data was taken with the JEDEC low effective thermal conductivity test board.

## ESD Rating

|                             |                        | Value | Unit |
|-----------------------------|------------------------|-------|------|
| HBM, ANSI/ESDA/JEDEC JS-001 | Bus Pin                | 8     | kV   |
|                             | All Pin Except Bus Pin | 4     | kV   |
| CDM, ANSI/ESDA/JEDEC JS-002 | All Pin                | 1     | kV   |

## Thermal Information

| Package Type | $\theta_{JA}$ | $\theta_{JC}$ | Unit |
|--------------|---------------|---------------|------|
| 8-Pin SOP    | 130           |               | °C/W |

Note:  $\theta_{JA}$  = 130°C/W is typical value of SOP8 provided by package assembly house

## Recommended Operation Conditions

|   | Min  | Typ | Max             | Unit |
|---|------|-----|-----------------|------|
| V <sub>CC</sub> Supply voltage                              | 3    | 3.3 | 3.6             | V    |
| V <sub>IH</sub> High-level input voltage                    | 2    |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub> Low-level input voltage                     | GND  |     | 0.8             | V    |
| Voltage at any bus terminal V <sub>A</sub> , V <sub>B</sub> | -1.4 |     | 3.8             | V    |
| V <sub>ID</sub>   Magnitude of differential input voltage   | 0.05 |     | V <sub>CC</sub> | V    |
| T <sub>A</sub> Operating free-air temperature               | -40  |     | 105             | °C   |

## Electrical Characteristics

All test condition is  $V_{CC} = 3.0$  to  $3.6V$ ,  $T_A = -40^{\circ}C$  to  $105^{\circ}C$ , unless otherwise noted.

| Symbol                        | Parameter   | Conditions   | Min | Typ | Max | Unit    |
|-------------------------------|---|--|-----|-----|-----|---------|
| <b>Power Supply</b>           |   |  |     |     |     |         |
| $V_{CC}$                      | Supply voltage  |  | 3.0 |     | 3.6 | V       |
| $I_{CC}$<br>Supply<br>current | Driver only   | RE and DE at $V_{CC}$ , $R_L = 50 \Omega$ , All others open            |     | 13  | 22  | mA      |
|                               | Both disabled   | RE at $V_{CC}$ , DE at 0 V, $R_L =$ No Load, All others open           |     | 2   | 4   | mA      |
|                               | Both enabled  | RE at 0 V, DE at $V_{CC}$ , $R_L = 50 \Omega$ , All others open        |     | 15  | 24  | mA      |
|                               | Receiver only   | RE at 0 V, DE at 0 V, $R_L = 50 \Omega$ , All others open              |     | 4   | 13  | mA      |
| $I_A$                         | Receiver or transceiver with driver disabled input current                              | $V_A = 3.8 V, V_B = 1.2 V,$  | 0   |     | 32  | $\mu A$ |
|                               |   | $V_A = 0 V$ or $2.4 V, V_B = 1.2 V$                                    | -20 |     | 20  | $\mu A$ |
|                               |   | $V_A = -1.4 V, V_B = 1.2 V$  | -32 |     | 0   | $\mu A$ |
| $I_B$                         | Receiver or transceiver with driver disabled input current                              | $V_B = 3.8 V, V_A = 1.2 V$   | 0   |     | 32  | $\mu A$ |
|                               |   | $V_B = 0 V$ or $2.4 V, V_A = 1.2 V$                                    | -20 |     | 20  | $\mu A$ |
|                               |   | $V_B = -1.4 V, V_A = 1.2 V$  | -32 |     | 0   | $\mu A$ |
| $I_{AB}$                      | Receiver or transceiver with driver disabled differential input current ( $I_A - I_B$ ) | $V_A = V_B, 1.4 \leq V_A \leq 3.8 V$                                   | -4  |     | 4   | $\mu A$ |
| $I_{A(OFF)}$                  | Receiver or transceiver power-off input current   | $V_A = 3.8 V, V_B = 1.2 V, 0 V \leq V_{CC} \leq 1.5 V$                 | 0   |     | 32  | $\mu A$ |
|                               |   | $V_A = 0 V$ or $2.4 V, V_B = 1.2 V, 0 V \leq V_{CC} \leq 1.5 V$        | -20 |     | 20  | $\mu A$ |
|                               |   | $V_A = -1.4 V, V_B = 1.2 V, 0 V \leq V_{CC} \leq 1.5 V$                | -32 |     | 0   | $\mu A$ |
| $I_{B(OFF)}$                  | Receiver or transceiver power-off input current   | $V_B = 3.8 V, V_A = 1.2 V,$<br>$0 V \leq V_{CC} \leq 1.5 V$            | 0   |     | 32  | $\mu A$ |
|                               |   | $V_B = 0 V$ or $2.4 V, V_A = 1.2 V,$<br>$0 V \leq V_{CC} \leq 1.5 V$   | -20 |     | 20  | $\mu A$ |
|                               |   | $V_B = -1.4 V, V_A = 1.2 V,$<br>$0 V \leq V_{CC} \leq 1.5 V$           | -32 |     | 0   | $\mu A$ |
| $I_{AB(OFF)}$                 | Receiver input or transceiver power-off differential input current ( $I_A - I_B$ )      | $V_A = V_B, 0 V \leq V_{CC} \leq 1.5 V,$<br>$-1.4 \leq V_A \leq 3.8 V$ | -4  |     | 4   | $\mu A$ |

| Driver Electrical Characteristics |  |  |                  |     |                 |               |
|-----------------------------------|--|--|------------------|-----|-----------------|---------------|
| Symbol                            | Parameter  | Conditions   | Min              | Typ | Max             | Unit          |
| $ V_{AB} $                        | Differential output voltage magnitude                                  | See Figure 1   | 480              |     | 650             | mV            |
| $\Delta V_{AB} $                  | Change in differential output voltage magnitude between logic states   |  | -50              |     | 50              | mV            |
| $V_{OS(SS)}$                      | Steady-state common-mode output voltage                                | See Figure 2   | 0.8              |     | 1.2             | V             |
| $\Delta V_{OS(SS)}$               | Change in steady-state common-mode output voltage between logic states |  | -50              |     | 50              | mV            |
| $V_{OS(PP)}$                      | Peak-to-peak common-mode output voltage                                |  |                  |     | 150             | mV            |
| $V_{A(OC)}$                       | Maximum steady-state open-circuit output voltage                       | See Figure 6   | 0                |     | VCC             | V             |
| $V_{B(OC)}$                       | Maximum steady-state open-circuit output voltage                       |  | 0                |     | VCC             | V             |
| $V_{P(H)}$                        | Voltage overshoot, low-to-high level output                            | See Figure 4   |                  |     | 1.2<br>$V_{SS}$ | V             |
| $V_{P(L)}$                        | Voltage overshoot, high-to-low level output                            |  | -0.2<br>$V_{SS}$ |     |                 | V             |
| $I_{IH}$                          | High-level input current (D, DE)                                       | $V_{IH} = 2\text{ V}$  | 0                |     | 10              | $\mu\text{A}$ |
| $I_{IL}$                          | Low-level input current (D, DE)  | $V_{IL} = 0.8\text{ V}$  | 0                |     | 10              | $\mu\text{A}$ |
| $ I_{OS} $                        | Differential short-circuit output current magnitude                    | See Figure 3   |                  |     | 75              | mA            |
| $I_{OZ}$                          | High-impedance state output current (driver only)                      | $-1.4\text{ V} \leq V_A \text{ or } V_B \leq 3.8\text{ V}$ ,<br>Other output = 1.2 V | -32              |     | 32              | $\mu\text{A}$ |

| Driver Switching Characteristics |   |              |     |     |     |      |
|----------------------------------|---|--------------|-----|-----|-----|------|
| Symbol                           | Parameter   | Conditions   | Min | Typ | Max | Unit |
| $t_{PLH}$                        | Propagation delay time, low-to-high-level output <sup>(1)</sup> | See Figure 4 |     | 2.8 |     | ns   |
| $t_{PHL}$                        | Propagation delay time, high-to-low-level output <sup>(1)</sup> |              |     | 3.2 |     | ns   |
| $t_r$                            | Differential output signal rise time <sup>(1)</sup>             |              |     |     | 1.6 |      |



|                |  |                                    |  |     |  |    |
|----------------|--|------------------------------------|--|-----|--|----|
| $t_f$          | Differential output signal fall time <sup>(1)</sup>              |                                    |  | 1.8 |  | ns |
| $t_{sk(p)}$    | Pulse skew ( $ t_{PHL} - t_{PLH} $ ) <sup>(1)</sup>              |                                    |  | 433 |  | ps |
| $t_{jit(per)}$ | Period jitter, rms (1 standard deviation) <sup>(1)</sup>         | 100 MHz clock input <sup>(4)</sup> |  | 1   |  | ps |
| $t_{PHZ}$      | Disable time, high-level-to-high-impedance output <sup>(1)</sup> | See Figure 5                       |  | 4.5 |  | ns |
| $t_{PLZ}$      | Disable time, low-level-to-high-impedance output <sup>(1)</sup>  |                                    |  | 3.2 |  | ns |
| $t_{PZH}$      | Enable time, high-impedance-to-high-level output <sup>(1)</sup>  |                                    |  | 3.2 |  | ns |
| $t_{PZL}$      | Enable time, high-impedance-to-low-level output <sup>(1)</sup>   |                                    |  | 5.0 |  | ns |

(1) Test data based on bench test and design simulation, can NOT test in production

| Receiver Electrical Characteristics |   |  |      |     |      |         |
|-------------------------------------|---|--|------|-----|------|---------|
| Symbol                              | Parameter   | Conditions   | Min  | Typ | Max  | Unit    |
| $V_{IT+}$                           | Positive-going differential input voltage threshold                           | See Figure 8 and Table 1 and Table 2                                     |      |     | 150  | mV      |
| $V_{IT-}$                           | Negative-going differential input voltage threshold                           |  | 50   |     |      | mV      |
| $V_{HYS}$                           | Differential input voltage hysteresis, ( $V_{IT+} - V_{IT-}$ ) <sup>(1)</sup> |  |      | 0   |      | mV      |
| $V_{OH}$                            | High-level output voltage   | $I_{OH} = -8$ mA   | 2.4  |     |      | V       |
| $V_{OL}$                            | Low-level output voltage  | $I_{OL} = 8$ mA  |      |     | 0.4  | V       |
| $I_{IH}$                            | High-level input current (RE)   | $V_{IH} = 2$ V   | -10  |     | 0    | $\mu$ A |
| $I_{IL}$                            | Low-level input current (RE)  | $V_{IL} = 0.8$ V   | -10  |     | 0    | $\mu$ A |
| $C_A$ or $C_B$                      | Input capacitance <sup>(1)</sup>  | $V_I = 0.4 \sin(30E6\pi t) + 0.5$ V, <sup>(2)</sup> Other input at 1.2 V |      | 7   |      | pF      |
| $C_{AB}$                            | Differential input capacitance <sup>(1)</sup>                                 | $V_{AB} = 0.4 \sin(30E6\pi t)$ V <sup>(2)</sup>                          |      | 7   |      | pF      |
| $C_{A/B}$                           | Input capacitance balance, ( $C_A/C_B$ ) <sup>(1)</sup>                       |  | 0.99 |     | 1.01 |         |

(1) Test data based on bench test and design simulation, can NOT test in production

| Receiver Switching Characteristics |  |                                      |     |     |     |      |
|------------------------------------|--|--------------------------------------|-----|-----|-----|------|
| Symbol                             | Parameter  | Conditions                           | Min | Typ | Max | Unit |
| $t_{pLH}$                          | Propagation delay time, low-to-high-level output <sup>(1)</sup>  | $C_L = 15 \text{ pF}$ , See Figure 9 | 2   | 4   | 6   | ns   |
| $t_{pHL}$                          | Propagation delay time, high-to-low-level output <sup>(1)</sup>  |                                      | 2   | 4   | 6   | ns   |
| $t_r$                              | Output signal rise time  |                                      |     | 0.9 | 2.3 | ns   |
| $t_f$                              | Output signal fall time  |                                      |     | 0.8 | 2.3 | ns   |
| $t_{sk(p)}$                        | Pulse skew ( $ t_{pHL} - t_{pLH} $ ) <sup>(1)</sup>              |                                      |     |     | 100 |      |
| $t_{jit(per)}$                     | Period jitter, rms (1 standard deviation) <sup>(1)</sup>         | 100 MHz clock input <sup>(4)</sup>   |     | 1   |     | ps   |
| $t_{pHZ}$                          | Disable time, high-level-to-high-impedance output <sup>(1)</sup> | See Figure 10                        |     | 4.5 |     | ns   |
| $t_{pLZ}$                          | Disable time, low-level-to-high-impedance output <sup>(1)</sup>  |                                      |     | 3.5 |     | ns   |
| $t_{pZH}$                          | Enable time, high-impedance-to-high-level output <sup>(1)</sup>  |                                      |     | 7.5 |     | ns   |
| $t_{pZL}$                          | Enable time, high-impedance-to-low-level output <sup>(1)</sup>   |                                      |     | 3.5 |     | ns   |

(1) Test data based on bench test and design simulation, can NOT test in production

### Test Circuits, Configurations and Waveforms




Figure 1. Differential Output Voltage Test Circuit




Figure 2. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 3. Driver Short-Circuit Test Circuit




Figure 4. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




Figure 5. Driver Enable and Disable Time Circuit and Definitions




Figure 6. Maximum Steady State Output Voltage




Figure 7. Driver Jitter Measurement Waveforms




Figure 8. Receiver Voltage and Current Definitions




Figure 9. Receiver Timing Test Circuit and Waveforms




Figure 10. Receiver Enable/Disable Time Test Circuit and Waveforms






Figure 11. Receiver Jitter Measurement Waveforms

### Tape and Reel Information




| Order Number      | Package   | D1 (mm) | A0 (mm) | K0 (mm) | W0 (mm) | W1 (mm) | B0 (mm) | P0 (mm) | Pin1 Quadrant |
|-------------------|-----------|---------|---------|---------|---------|---------|---------|---------|---------------|
| TPT9H221L1-SO1R-S | 8-Pin SOP | 330.0   | 6.5     | 2.0     | 12.0    | 17.6    | 5.4     | 8.0     | Q1            |



### Package Outline Dimensions

SO1R (SOP8)



**Order Information**

| Order Number      | Operating Temperature Range | Package | Marking Information | MSL  | Transport Media, Quantity | Eco Plan |
|-------------------|-----------------------------|---------|---------------------|------|---------------------------|----------|
| TPT9H221L1-SO1R-S | -40 to 105°C                | SOP-8   | T9H221              | MSL1 | Tape and Reel, 4000       | Green    |

(1) Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

## IMPORTANT NOTICE AND DISCLAIMER

**Copyright**© 3PEAK 2012-2023. All rights reserved.

**Trademarks.** Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

**Performance Information.** Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

**Disclaimer.** 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.