

# **TP65H070G4QS**

650V SuperGaN® FET in TOLL (source tab)

## **Description**

The TP65H070G4QS 650V, 72 m $\Omega$  gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

#### **Related Literature**

- Recommended External Circuitry for GaN FETs
- Printed Circuit Board Layout and Probing
- Low cost driver solution

### **Ordering Information**


Part Number	Package Configurat			
TP65H070G4QS-TR	10x12mm TOLL	Source		


<sup>\* &</sup>quot;-TR" suffix refers to tape and reel. Refer to AN0012 for details.

## TP65H070G4QS TOLL

(bottom view)







**Cascode Schematic Symbol** 

**Cascode Device Structure** 

#### **Features**

- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss
- Kelvin source for low inductance gate return path

### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- Pin-to-pin drop-in with e-mode GaN

## **Applications**

- Datacom
- Broad industrial
- PV inverter
- Servo motor







Key Specifications		
V <sub>DSS</sub> (V)	650	
V <sub>DSS(TR)</sub> (V)	800	
$R_{DS(on)eff}(m\Omega)\;max$ *	60	
Qoss (nC) typ	120	
Q <sub>G</sub> (nC) typ	16	

<sup>\*</sup> Dynamic on-resistance; see Figures 19 and 20

## **Absolute Maximum Ratings** (T<sub>o</sub>=25 °C unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -55°C t	o 150°C)	650	
V <sub>DSS(TR)</sub>	Transient drain to source voltage (a)		800	V
V <sub>GSS</sub>	Gate to source voltage	±20		
P <sub>D</sub>	Maximum power dissipation @Tc=25	5°C	96	W
	Continuous drain current @Tc=25°C (b)		29	А
I <sub>D</sub>	Continuous drain current @Tc=100°C (b)		18	А
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		120	А
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Soldering peak temperature (c)		260	°C

#### Notes:

## **Thermal Resistance**


Symbol	Parameter	Typical	Unit
Rejc	Junction-to-case	1	°C/W
R <sub>OJA</sub>	Junction-to-ambient	62	°C/W

a. In off-state, spike duty cycle D<0.01, spike duration <30 $\mu$ s, non repetitive

b. For increased stability at high current operation, see Circuit Implementation on page  ${\bf 3}$ 

c. For 10 sec., 1.6mm from the case

## **Circuit Implementation** (d)



For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations for hard switching Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact (using Kelvin source)
- Minimize coupling with power loop

Power loop: (For reference see page 12)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus noise filter (RC<sub>DCL</sub>) to reduce to voltage ringing
- Add Switching node snubber for high current operation

#### Simplified Half-bridge Schematic (See also on Figure 15)

Parameter	Symbol	Value
Single Gate Resistor (d)	R <sub>G</sub> (R <sub>G(OFF)</sub> only)	45 $\Omega$ ( D1/D2/R <sub>G(ON)</sub> : NS)
Dual Gate Resistor (d)	$R_{G(ON)}/R_{G(OFF)}$	30 Ω / 45 Ω
Dual Gate Resistor (d)	Effective R <sub>G(ON)</sub> / R <sub>G(OFF)</sub>	18 Ω / 45 Ω
Operating frequency	F <sub>sw</sub>	≤300 kHz
Gate Ferrite Bead	FB	$180-330~\Omega$ at $100 \text{MHz}^{(d)}$
Gate-to-source Resistor	R1/R2	10 kΩ
DC Link RC Noise Filter	$RC_DCL$	$4.7$ nF + $5\Omega$
Switching Node RC Snubber	RCsn	Not Necessary (e)
Gate Driver	Driver	Si823x/Si827x or similar

#### Note:

- d. For every design and layout, a range of ferrite beads (FB), R<sub>G</sub> and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance
- e. RC<sub>SN</sub> (47pF + 15 $\Omega$ ) is needed if
  - R<sub>G</sub> is smaller than recommendations
  - Layout is not optimized
  - Requires high current operation

## **Electrical Parameters** (T<sub>2</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward Device Characteristics						
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	$V_{DS}=V_{GS}$ , $I_{D}=0.7$ mA
$\Delta V_{\text{GS(th)}} / T_{\text{J}}$	Gate threshold voltage temperature coefficient	_	-6.2	_	mV/°C	
	_	_	72	85		V <sub>GS</sub> =10V, I <sub>D</sub> =16A
R <sub>DS(on)eff</sub>	Drain-source on-resistance (f)	_	148	_	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =16A, T <sub>J</sub> =150°C
		_	3	30		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
I <sub>DSS</sub>	Drain-to-source leakage current	_	12	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
lana	Cate to course forward leakage current	_	_	100	n 1	V <sub>GS</sub> =20V
Igss	Gate-to-source forward leakage current	_	_	-100	nA	V <sub>GS</sub> =-20V
Ciss	Input capacitance	_	600	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	74	_	pF	
C <sub>RSS</sub>	Reverse transfer capacitance	_	2	_		
C <sub>O(er)</sub>	Output capacitance, energy related (g)	_	109	_	[	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
C <sub>O(tr)</sub>	Output capacitance, time related (h)	_	200	-	pF	
Q <sub>G</sub>	Total gate charge	_	8.4	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =16A
Q <sub>GS</sub>	Gate-source charge	_	3.3	_	nC	
Q <sub>GD</sub>	Gate-drain charge	_	2.3	_		
Qoss	Output charge	_	78	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
t <sub>D(on)</sub>	Turn-on delay	_	27	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =22A, $Rg$ =45 $\Omega$ , $Z_{FB}$ =240 $\Omega$ at 100MHz (See Figure 15)
t <sub>R</sub>	Rise time	_	9	_		
t <sub>D(off)</sub>	Turn-off delay	_	71	_	ns	
t <sub>F</sub>	Fall time	_	6.5	_		

#### Notes:

f. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as  $V_{\mbox{\tiny DS}}$  rises from 0V to 400V

h. Equivalent capacitance to give same charging time as  $V_{\mbox{\tiny DS}}$  rises from 0V to 400V

## **Electrical Parameters** (T<sub>2</sub>=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Device Characteristics						
Is	Reverse current	_	_	16	Α	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle
$V_{SD}$	Poverse veltage (i)	_	2.2	2.6	V	V <sub>GS</sub> =0V, I <sub>S</sub> =16A
VSD	Reverse voltage (i)	_	1.6	1.9		V <sub>GS</sub> =0V, I <sub>S</sub> =8A
t <sub>RR</sub>	Reverse recovery time	_	34	_	ns	I <sub>S</sub> =16A, V <sub>DD</sub> =400V
Q <sub>RR</sub>	Reverse recovery charge (i)	_	0	_	nC	di/dt = 1000A/us

Notes:

i. Includes dynamic  $R_{ exttt{DS}(on)}$  effect

j. Excludes Qoss

## **Typical Characteristics** (T<sub>c</sub>=25 °C unless otherwise stated)






Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>

Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>





Figure 3. Typical Transfer Characteristics
V<sub>DS</sub>=20V, parameter: T<sub>J</sub>

Figure 4. Normalized On-resistance  $I_D=30A$ ,  $V_{GS}=8V$ 

## **Typical Characteristics** (T<sub>c</sub>=25 °C unless otherwise stated)







Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy









Figure 8. Typical Gate Charge

I<sub>DS</sub>=32A, V<sub>DS</sub>=400V

## **Typical Characteristics** (T<sub>c</sub>=25 °C unless otherwise stated)







Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width  $\leq$  10 $\mu$ s,  $V_{GS} \geq$  10V







Figure 11. Forward Characteristics of Rev. Diode

Is=f(V<sub>SD</sub>), parameter: T<sub>J</sub>

Figure 12. Transient Thermal Resistance

## **Typical Characteristics** (T₀=25 °C unless otherwise stated)






Figure 13. Safe Operating Area Tc=25°C

Figure 14. Inductive Switching Loss  $T_c=25\,^{\circ}$  C  $Rg=45\Omega,\,V_{DS}=400V$ 

### **Test Circuits and Waveforms**




Figure 15. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic R<sub>DS(on)eff</sub> Test Circuit




Figure 20. Dynamic R<sub>DS(on)eff</sub> Waveform

## **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


#### **When Evaluating Renesas GaN Devices:**

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See Printed Circuit Board Layout and Probing	

### **GaN Design Resources**

The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations



## **Half-bridge Reference Schematic**

