

---

## 16-Channel $\pm 135\text{V}$ Push-Pull Driver with RTZ

---

### Features

- 16-Channel Push-Pull Output
- Return-To-Zero (RTZ) and High Impedance (Hi-Z) Function
- Up to  $\pm 135\text{V}$  Output Voltage
- 24 mA Minimum Source Sink Output Current
- 250 pF Maximum Output Load
- Current Sensor Output
- SPI Interface with Quad-Latched 2-Bit per Channel Architecture
- Power-On Reset Function
- Shutdown Function
- 59-Ball 8 x 8 mm TFBGA Package

### Application

- Surface Haptic Application
- MEMS Driver
- Piezo Driver

### General Description

HV53011 is a high-voltage driver solution for surface haptic applications. It consists of 16 push-pull drivers capable of  $\pm 135\text{V}$  output swing with Return-To-Zero (RTZ) function. Each output driver is capable of sourcing and sinking at least 24 mA. Each high-voltage output is capable of driving up to 250 pF capacitive load. A global current sensor function is also integrated into this device to monitor the charge and discharge currents. The measured current is mapped to a low voltage analog output with a scale factor of 3.1 V/V via a current-sensing resistor.

An SPI interface is used to communicate between the microcontroller/processor and the high-voltage drivers. This interface accepts 3.3V logic I/O signals up to clock speeds of 32 MHz. Five digital LATCH control signals manage the data flow and the firing pattern. It establishes the output to one of four possible states:  $V_{PP}$ ,  $V_{NN}$ , 0V or high impedance.


A proper power on and off sequence is critical to ensure the operation of the high-voltage driver. This driver requires four high-voltage power rails,  $V_{PP}$ ,  $V_{PF}$ ,  $V_{NN}$ ,  $V_{NF}$ , and three low-voltage power rails,  $V_{CC}$ ,  $V_{SS}$  and  $V_{LL}$ . A companion integrated driver IC, HV53001, has a built-in power on/off sequence control circuits to maintain the proper orders.

A shutdown function is available to disable the driver and set it to consume minimum power when the driver is not used.


The HV53011 device is packaged in a 8 x 8 mm 59-ball TFBGA package. All high-voltage I/Os are assigned to have sufficient clearance for safety purposes.

# HV53011

## Typical Application Diagram




## Package Types (Top View)



# HV53011

## Block Diagram



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

High Positive Supply Voltage ( $V_{PP}$ ) .....	-0.3V to +140V
High Negative Supply Voltage ( $V_{NN}$ ).....	-140V to +0.3V
High Positive Floating Supply Voltage ( $V_{PF}$ ).....	$V_{PP} - 14V$ to $V_{PP}$
High Negative Floating Supply Voltage ( $V_{NF}$ ).....	$V_{NN}$ to $V_{NN} + 14V$
Analog Low Positive Voltage Supply ( $V_{CC}$ ).....	-0.3V to +8.0V
Analog Low Negative Voltage Supply ( $V_{SS}$ ) .....	-8.0V to +0.3V
Logic Voltage Supply ( $V_{LL}$ ) .....	-0.3V to +4.0V
Logic Input Levels (Hi-V Driver, SPI interface, LATCHx and SHDN) .....	-0.3V to $V_{LL} + 0.3V$
Maximum Junction Temperature ( $T_{J(MAX)}$ ).....	+125°C
Storage Temperature .....	-65°C to +150°C
ESD Rating on Low Voltage Pins (Human Body Model).....	2 kV
ESD Rating on Low Voltage Pins (Charged Device Model).....	500 V
ESD Rating on High Voltage Pins (Human Body Model).....	500 V
ESD Rating on High Voltage Pins (Charged Device Model).....	500 V

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

**TABLE 1-1: OPERATING SUPPLY VOLTAGES**

<b>Electrical Specifications:</b> Unless otherwise specified: $T_A = T_J = +25^\circ\text{C}$ . <b>Boldface</b> specifications apply over the $T_A = T_J =$ range of $-40^\circ\text{C}$ to $+125^\circ\text{C}$ .						
Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
High Positive Supply Voltage	$V_{PP}$	<b>48</b>		<b>135</b>	V	<b>Note 1</b>
High Negative Supply Voltage	$V_{NN}$	<b>-135</b>		<b>-48</b>	V	
Low Positive Supply Voltage (High Voltage Driver)	$V_{CC}$	<b>6.0</b>	<b>6.5</b>	<b>7.0</b>	V	
Low Negative Supply Voltage (High Voltage Driver)	$V_{SS}$	<b>-6.5</b>	<b>-6.0</b>	<b>-5.5</b>	V	
Logic Input Supply Voltage (SPI Interface)	$V_{LL}$	<b>3.0</b>	<b>3.3</b>	<b>3.6</b>	V	
Negative Floating Supply Voltage	$V_{NF}$	<b><math>V_{NN} + 9V</math></b>	-	<b><math>V_{NN} + 13.2V</math></b>	V	
Positive Floating Supply Voltage	$V_{PF}$	<b><math>V_{PP} - 13.2V</math></b>	-	<b><math>V_{PP} - 9V</math></b>	V	
High-Level Input Logic Voltage	$V_{IH}$	<b><math>0.8 V_{LL}</math></b>			V	
Low-Level Input Logic Voltage	$V_{IL}$	<b>0</b>		<b><math>0.2 V_{LL}</math></b>	V	

**Note 1:** Specification is obtained by characterization and is not 100% tested.

# HV53011

**TABLE 1-2: ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise specified, all limits apply for  $T_A = T_J = 25^\circ\text{C}$ ; **Boldface** specifications apply over the full operating temperature range of  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ . Typical values are at  $+25^\circ\text{C}$ .  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$ ,  $V_{PF} = +123\text{V}$ ,  $V_{NF} = -123\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{LL} = +3.3\text{V}$  unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>High Voltage Driver</b>						
Quiescent $V_{PP}$ Supply Current (Sum of Current at $V_{PP}$ and $V_{PPO}$ pins)	$I_{PPQ}$		<b>3.7</b>	<b>5.6</b>	mA	
Quiescent $V_{NN}$ Supply Current (Sum of Current at $V_{NN}$ and $V_{NNO}$ pins)	$I_{NNQ}$	<b>-5.8</b>	<b>-3.8</b>		mA	
Quiescent $V_{PF}$ Supply Current (Source)	$I_{PFQ}$	<b>-5.2</b>	<b>-3.6</b>		mA	
Quiescent $V_{NF}$ Supply Current (Source)	$I_{NFQ}$		<b>3.7</b>	<b>5.4</b>	mA	
Quiescent High Voltage Positive Supply Resultant Current, $I_{PPQ} + I_{PFQ}$	$I_{PPRQ}$			<b>0.4</b>	mA	
Quiescent High Voltage Negative Supply Resultant Current, $I_{NNQ} + I_{NFQ}$	$I_{NNRQ}$	<b>-0.4</b>			mA	
$V_{PP}$ Supply Current (Sum of current at $V_{PP}$ and $V_{PPO}$ pins)	$I_{PP}$			<b>7.5</b>	mA	$V_{PP}=+90\text{V}$ , $V_{NN}=-90\text{V}$ , $V_{PF}=+78\text{V}$ , $V_{NF}=-78\text{V}$ , $f_{HVOULT} = 20\text{ kHz}$ , $C_L = 250\text{ pF}$ , Running two channels. Test pattern = <a href="#">Figure 1-3</a> with $12.5\text{ }\mu\text{s}$ pulse width
$V_{NN}$ Supply Current (Sum of current at $V_{NN}$ and $V_{NNO}$ pins)	$I_{NN}$	<b>-7.5</b>			mA	
High Voltage Positive Supply Resultant Current, $I_{PP} + I_{PF}$	$I_{PPR}$			<b>2</b>	mA	$V_{PP}=+90\text{V}$ , $V_{NN}=-90\text{V}$ , $V_{PF}=+78\text{V}$ , $V_{NF}=-78\text{V}$ , $f_{HVOULT} = 20\text{ kHz}$ , $C_L = 250\text{ pF}$ , Running two channels. Test pattern = <a href="#">Figure 1-3</a> with $12.5\text{ }\mu\text{s}$ pulse width
High Voltage Negative Supply Resultant Current, $I_{NN} + I_{NF}$	$I_{NNR}$	<b>-2</b>			mA	
$V_{PF}$ Operating Supply Current	$I_{PF}$	<b>-5.5</b>			mA	$V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{PF} = +78\text{V}$ , $V_{NF} = -78\text{V}$ , $f_{HVOULT} = 20\text{ kHz}$ , $C_L = 250\text{ pF}$ , Running two channels. Test pattern = <a href="#">Figure 1-3</a> with $12.5\text{ }\mu\text{s}$ pulse width
$V_{NF}$ Operating Supply Current	$I_{NF}$			<b>5.5</b>	mA	

**Note 1:** Recommended operating conditions:  $V_{LL} = +3.3\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$  all input pins =  $0\text{V}$  unless noted.  $T_J = 25^\circ\text{C}$

**2:** Design guidance only.

**3:** Specification is obtained by characterization and is not 100% tested.

**TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise specified, all limits apply for  $T_A = T_J = 25^\circ\text{C}$ ; **Boldface** specifications apply over the full operating temperature range of  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ . Typical values are at  $+25^\circ\text{C}$ .  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$ ,  $V_{PF} = +123\text{V}$ ,  $V_{NF} = -123\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{LL} = +3.3\text{V}$  unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
$V_{CC}$ Operating Supply Current	$I_{CC}$			<b>0.2</b>	mA	$V_{PP}=+90\text{V}$ , $V_{NN}=-90\text{V}$ , $V_{PF}=+78\text{V}$ , $V_{NF}=-78\text{V}$ , Test pattern = Figure 1-3 with 12.5 $\mu\text{s}$ pulse width
$V_{SS}$ Operating Supply Current	$I_{SS}$	<b>-0.2</b>			mA	
$V_{LL}$ Operating Supply Current	$I_{LL}$			<b>25</b>	mA	$V_{LL} = +3.3\text{V}$ SCK = 32 MHz, SDI = 16 MHz pulse train
$V_{NF}$ Negative Floating Supply Voltage	$V_{NF}$	<b><math>V_{NN}+9\text{V}</math></b>	-	<b><math>V_{NN}+13.2\text{V}</math></b>	V	
$V_{PF}$ Positive Floating Supply Voltage	$V_{PF}$	<b><math>V_{PP}-13.2\text{V}</math></b>	-	<b><math>V_{PP}-9\text{V}</math></b>	V	
HV <sub>OUT</sub> Switching Frequency	$f_{HVOUT}$	<b>0</b>		<b>25</b>	kHz	$V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{PF} = +78\text{V}$ , $V_{NF} = -78\text{V}$ , $C_L = 250\text{ pF}$ , Test pattern = Figure 1-3 with 12.5 $\mu\text{s}$ pulse width
HV <sub>OUT</sub> Output Source and Sink Current	$I_{HVOUT}$	<b>24</b>			mA	$V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{PF} = +78\text{V}$ , $V_{NF} = -78\text{V}$
Return-To-Zero Slew Rate 90% to 10% (i) from $V_{PP}$ to 0V (ii) from $V_{NN}$ to 0V	SR	<b>40</b>	<b>100</b>	<b>200</b>	V/ $\mu\text{s}$	$V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{PF} = +78\text{V}$ , $V_{NF} = -78\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ $C_L = 250\text{ pF}$
Delay Time for Output to Start Rise/Fall (from LATCHA, B, C, D to 1V HV <sub>OUT</sub> )	$t_{d(ON/OFF)}$			100	ns	$V_{PP} = +135\text{ V}$ , $V_{NN} = -135\text{ V}$ , $V_{CC} = 6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ No load ( <b>Note 3</b> )
Variation of Delay Time (Channel to Channel)	$\Delta t_d$			40	ns	<b>Note 3</b>
Shutdown Pin Input Enable Voltage	$V_{IH(SHDN)}$	2.5			V	

**VPPSENSE and VNNSENSE Current Sensor**

- Note 1:** Recommended operating conditions:  $V_{LL} = +3.3\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$  all input pins = 0V unless noted.  $T_J = 25^\circ\text{C}$
- 2:** Design guidance only.
- 3:** Specification is obtained by characterization and is not 100% tested.

# HV53011

**TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise specified, all limits apply for  $T_A = T_J = 25^\circ\text{C}$ ; **Boldface** specifications apply over the full operating temperature range of  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ . Typical values are at  $+25^\circ\text{C}$ .  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$ ,  $V_{PF} = +123\text{V}$ ,  $V_{NF} = -123\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{LL} = +3.3\text{V}$  unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
VPPSENSE/VNNSSENSE Output Voltage	$V_{out}$ (VPPSENSE/ VNNSSENSE)	<b>0</b>		<b>3.6</b>	V	$V_{PP} = +135\text{V}$ , $V_{NN} = -135\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ , $V_{PP} - V_{PPO} = 1.0\text{V}$ , $V_{NNO} - V_{NN} = 1.0\text{V}$
Voltage Gain of Current Sensor	$AV_{SENSE}$	<b>-14%</b>	<b>3.1</b>	<b>+14%</b>	V/V	$V_{PP} = +135\text{V}$ , $V_{NN} = -135\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ , $V_{PP}-V_{PPO}$ and $V_{NNO}-V_{NN}$ : from 0.1 to 1.0V
Sensing Amplifier Output Offset	$V_{OS}$	<b>-280</b>		<b>+280</b>	mV	$V_{PP} = +135\text{V}$ , $V_{NN} = -135\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ , $V_{PP}-V_{PPO}$ and $V_{NNO}-V_{NN}$ : from 0.1 to 1.0V
Rise Time (Time from 10% to 90% of targeted value)	$t_R$			300	ns	( <b>Note 3</b> ) $V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ , $C_L = 3\text{ pF}$ , Test pulse: 1V, 1 $\mu\text{s}$ pulse width 1. $V_{PP}$ and $V_{PPO}$ 2. $V_{NN}$ and $V_{NNO}$
				740	ns	$V_{PP} = +90\text{V}$ , $V_{NN} = -90\text{V}$ , $V_{CC} = +6.5\text{V}$ , $V_{SS} = -6.0\text{V}$ , $C_L = 20\text{ pF}$ , Test pulse: 1V, 1 $\mu\text{s}$ pulse width 1. $V_{PP}$ and $V_{PPO}$ 2. $V_{NN}$ and $V_{NNO}$
VPPSENSE/VNNSSENSE Output Load	$R_{LOAD}$	10			M $\Omega$	<b>Note 2</b>
	$C_{LOAD}$			3	pF	<b>Note 2</b>
<b>SPI Interface</b>						
Digital Input Clock Frequency	$f_{CLK}$			<b>32</b>	MHz	3.3V logic input
High-Level Input Logic Voltage	$V_{IH}$	<b><math>0.8V_{LL}</math></b>			V	
Low-Level Input Logic Voltage	$V_{IL}$	<b>0</b>		<b><math>0.2V_{LL}</math></b>	V	
Logic I/O Pin Rise and Fall Time	$t_R, t_F$			5	ns	$C_L = 15\text{ pF}$ ( <b>Note 3</b> )

**Note 1:** Recommended operating conditions:  $V_{LL} = +3.3\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$  all input pins = 0V unless noted.  $T_J = 25^\circ\text{C}$

**2:** Design guidance only.

**3:** Specification is obtained by characterization and is not 100% tested.



**TABLE 1-2: ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise specified, all limits apply for  $T_A = T_J = 25^\circ\text{C}$ ; **Boldface** specifications apply over the full operating temperature range of  $T_A = T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ . Typical values are at  $+25^\circ\text{C}$ .  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$ ,  $V_{PF} = +123\text{V}$ ,  $V_{NF} = -123\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{LL} = +3.3\text{V}$  unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Sourced by any standard I/O pin	$I_{\text{source}}$	<b>10</b>			mA	Note 2
Sunk by any standard I/O pin	$I_{\text{sink}}$	<b>10</b>			mA	Note 2
SPI Quiescent Current of Low Voltage Supplies with Shutdown asserted	$I_{LLQ}$			100	$\mu\text{A}$	In shutdown mode. All logic input = 0V. $V_{(\text{SHDN})} = V_{LL}$
Time to Enter and Exit Shutdown	$t_{\text{SHDN}}$			1	ms	SCK = 32 MHz and SDI = 16 MHz pulse train.
Time from Chip Select and SPI data	$t_{\text{WAIT}}$	20	50	-	ns	Refer to Figure 1-1 (Note 2)
Time to Transfer 128 Bits of Data	$t_{\text{PKT}}$	4	-	-	$\mu\text{s}$	Refer to Figure 1-1 (Note 2)
Time from Last Clock Pulse to LATCHIN	$t_{\text{H(LAT)}}$	20	50	-	ns	Refer to Figure 1-1 (Note 2)
<b>Digital Interface</b>						
Time SPI Latch Held Low	$t_{\text{ab}}$	20	50	-	ns	Refer to Figure 1-2 (Note 2)
Time Between SPI Latches	$t_{\text{ac}}$	10	12	-	$\mu\text{s}$	Refer to Figure 1-2 (Note 2)
Time from SPI Latch Assert to Data Valid	$t_{\text{ae}}$	-	10	20	ns	Refer to Figure 1-2 (Note 2)
Time from SPI Latch to Data Latch	$t_{\text{ak}}$	20	50	-	ns	Refer to Figure 1-2 (Note 2)
Time Latch Signal Held High	$t_{\text{gk}}$	20	50	-	ns	Refer to Figure 1-2 (Note 2)
Time Latch Signal Held Low	$t_{\text{mn}}$	20	50	-	ns	Refer to Figure 1-2 (Note 2)
Time Between Two Data Latch Events	$t_{\text{rs}}$	80	100	-	ns	Refer to Figure 1-2 (Note 2)
Propagation Delay from Data Register to Output Register	$t_{\text{kv}}$	-	10	20	ns	Refer to Figure 1-2 (Note 2)

**Note 1:** Recommended operating conditions:  $V_{LL} = +3.3\text{V}$ ,  $V_{CC} = +6.5\text{V}$ ,  $V_{SS} = -6.0\text{V}$ ,  $V_{PP} = +135\text{V}$ ,  $V_{NN} = -135\text{V}$  all input pins = 0V unless noted.  $T_J = 25^\circ\text{C}$

**2:** Design guidance only.

**3:** Specification is obtained by characterization and is not 100% tested.

# HV53011

---


---

## TEMPERATURE SPECIFICATIONS

**Electrical Specifications:**  $V_{PP} = +135V$ ,  $V_{NN} = -135V$ ,  $V_{PF} = +123V$ ,  $V_{NF} = -123V$ ,  $V_{CC} = +6.5V$ ,  $V_{SS} = -6.0V$ ,  $V_{LL} = +3.3V$  unless otherwise specified.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Ranges</b>						
Operating Junction Temperature Range	$T_J$	-40	—	+125	°C	
Storage Temperature Range	$T_A$	-65	—	+150	°C	
<b>Package Thermal Resistance</b>						
Thermal Resistance, 59B 8x8 TFBGA	$\theta_{JA}$	—	33.7	—	°C/W	






**FIGURE 1-3:** High Voltage Output Test Pattern.

## 1.2 Typical Performance Curves


**Note:** The graphs and tables provided below are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g. outside specified power supply range) and therefore outside the warranted range.



**FIGURE 1-4:** Typical  $HV_{OUT}$  Output Waveform  $V_{PP}=135V$ ,  $V_{NN}=-135V$ , Load = 100 pF.



**FIGURE 1-5:** Typical  $HV_{OUT}$  from 0V to 135V, Load = 100 pF




**FIGURE 1-6:** Typical  $HV_{OUT}$  from 135V to 0V, Load = 100 pF.



**FIGURE 1-7:** Typical  $HV_{OUT}$  from 0V to -135V, Load = 100 pF.




**FIGURE 1-8:** Typical  $HV_{OUT}$  from -135V to 0V, Load = 100 pF.




**FIGURE 1-9:** Typ.  $HV_{OUT}$  Rise Time Distribution, from 0V to 90V, Load = 250 pF.


**Note:** The graphs and tables provided below are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g. outside specified power supply range) and therefore outside the warranted range.




**FIGURE 1-10:** *Typ. HV<sub>OUT</sub> Fall Time Distribution, from 90V to 0V, Load = 250 pF.*




**FIGURE 1-11:** *Typ. HV<sub>OUT</sub> Fall Time Distribution, from 0V to -90V, Load = 250 pF.*




**FIGURE 1-12:** *Typ. HV<sub>OUT</sub> Rise Time Distribution, from -90V to 0V, Load = 250 pF.*



**FIGURE 1-13:** *Typical V<sub>NN</sub>SENSE Buffered Output, V<sub>PP</sub>=135V, V<sub>NN</sub>=-135V, Load=100pF, 6.04 ohm sense resistor, four channels active.*




**FIGURE 1-14:** *Typical V<sub>PP</sub>SENSE buffered output, V<sub>PP</sub> = 135V, V<sub>NN</sub> = -135V, Load=100 pF, 6.04 ohm sense resistor, four channels active.*




**FIGURE 1-15:** *Typical HV<sub>OUT</sub> Channel-to-Channel Delay.*

**Note:** The graphs and tables provided below are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g. outside specified power supply range) and therefore outside the warranted range.




**FIGURE 1-16:** Typical LATCHA to HV<sub>OUT</sub> Propagation Delay




**FIGURE 1-17:** Typical LATCHB to HV<sub>OUT</sub> Propagation Delay



**FIGURE 1-18:** Typical LATCHC to HV<sub>OUT</sub> Propagation Delay



**FIGURE 1-19:** Typical LATCHD to HV<sub>OUT</sub> Propagation Delay



**FIGURE 1-20:** Typical SDO output Rise Time and Fall Time

# HV53011

## 2.0 PIN DESCRIPTION

The descriptions of the pins are listed in [Table 2-1](#).

**TABLE 2-1: PIN FUNCTION TABLE**

Pin	Symbol	Description
E11	V <sub>PP</sub>	Positive High-Voltage Supply
C9	V <sub>PPO</sub>	Positive High-Voltage Current Sense
G11	V <sub>NN</sub>	Negative High-Voltage Supply
J9	V <sub>NNO</sub>	Negative High-Voltage Current Sense
D7	V <sub>CC</sub>	Positive Low-Voltage Supply
E7	V <sub>SS</sub>	Negative Low-Voltage Supply
C7	V <sub>LL</sub>	VLL Logic Voltage
J3-7, H4-7, G5-7, F6-7, E6, D3, E3	HVGND	High-Voltage Ground
E9	V <sub>PF</sub>	Positive floating voltage supply reference to V <sub>PP</sub> level
G9	V <sub>NF</sub>	Negative floating voltage supply reference to V <sub>NN</sub> level
J11	FILN	0.1 $\mu$ F Capacitor across FILN and VNNO
C11	FILP	0.1 $\mu$ F Capacitor across FILP and VPPO
C3	VPPSENSE	Positive High-Voltage Sense Analog Output
F3	VNNSENSE	Negative High-Voltage Sense Analog Output
G3	NC	No connection (Do not connect. Keep the pin floating.)
H3	NC	No connection (Do not connect. Keep the pin floating.)
A11	HV <sub>OUT0</sub>	High-Voltage Output 0
A9	HV <sub>OUT1</sub>	High-Voltage Output 1
A7	HV <sub>OUT2</sub>	High-Voltage Output 2
A5	HV <sub>OUT3</sub>	High-Voltage Output 3
A3	HV <sub>OUT4</sub>	High-Voltage Output 4
A1	HV <sub>OUT5</sub>	High-Voltage Output 5
C1	HV <sub>OUT6</sub>	High-Voltage Output 6
E1	HV <sub>OUT7</sub>	High-Voltage Output 7
G1	HV <sub>OUT8</sub>	High-Voltage Output 8
J1	HV <sub>OUT9</sub>	High-Voltage Output 9
L1	HV <sub>OUT10</sub>	High-Voltage Output 10
L3	HV <sub>OUT11</sub>	High-Voltage Output 11
L5	HV <sub>OUT12</sub>	High-Voltage Output 12
L7	HV <sub>OUT13</sub>	High-Voltage Output 13
L9	HV <sub>OUT14</sub>	High-Voltage Output 14
L11	HV <sub>OUT15</sub>	High-Voltage Output 15
C5	SS	SPI Chip Select
D5	SDI	SPI Data In
E5	SDO	SPI Data Out (for daisy chain)
F5	SCK	SPI Clock
G4	$\overline{\text{LATCHIN}}$	Latch SPI Data (SPI -> Latch A, B, C, D)
F4	$\overline{\text{LATCHA}}$	Latch A -> Output Register
E4	$\overline{\text{LATCHB}}$	Latch B -> Output Register
D4	$\overline{\text{LATCHC}}$	Latch C -> Output Register
C4	$\overline{\text{LATCHD}}$	Latch D -> Output Register



**TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)**

<b>Pin</b>	<b>Symbol</b>	<b>Description</b>
C6	SHDN	Shutdown Mode
D6	Reserved	Reserved Pin. Connect to Ground.

# HV53011

## 3.0 DEVICE DESCRIPTION

### 3.1 Serial Peripheral Interface


The SPI interface is used to transfer data of the channel settings from the microcontroller to the high-voltage driver. The HV53011 operates as an SPI slave device and receives 128 bits of data from the master device (microcontroller). The HV53011 SPI interface is designed to be compatible with all Microchip 8-bit, 16-bit and 32-bit SPI data transmission formats. This SPI interface has a 128-bit shift register buffer to store 128 bits of data.

The  $\overline{SS}$  pin is a chip select function which is similar to the enable function to guard the clock and data input signal. The SCK contains the bus clock signal from the

microcontroller or host processor. The SDI and SDO are the data input and data output pins of the SPI shift register buffer.

The SDI and SDO can be used to cascade multiple HV53011 or HV53011 drivers together if only a single SPI port is available. This SPI interface is compatible with 3.3V logic input voltage with a maximum clock frequency of 32 MHz.

The SPI shift register captures the data at the SDI input in the rising edge of the SCK clock and pushes out the data from the buffer to the SDO output in the falling edge of the SCK clock. When the SPI bus is at idle status, the  $\overline{SS}$  pin stays in logic "1" and the SCK clock is expected to stay at "0".




**FIGURE 3-1:** SPI Signal Diagram.

The bit order of the SDI data input is defined as follows. The first and second data bits represent bit 1 and bit 0 of channel 15 in register D, respectively. The third and fourth bits represent bit 1 and bit 0 of channel 14 in register D. The similar pattern is extended all the way to channel 0. Hence, there are 32 data bits to control register D to cover all sixteen channels.

The next 32 data bits are arranged in the same fashion for register C. Similarly, the exact pattern repeats itself for register B and A. Since each register (A, B, C and D) contains 32 bits of data, the SPI shift register buffer is 128 bits long.

Bit 1 of channel 15 in register D is defined as the MSb (Most Significant bit) and bit 0 of channel 0 in register A as the LSb (Least Significant bit) in this SPI shift register buffer definition.



**FIGURE 3-2:** SPI Bit Pattern Diagram.

The following table shows the summary of the SPI shift register buffer.

**TABLE 3-1: REGISTER LEGEND**

Sym	Description	Sym	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
P	Programmable bit	0	Bit is cleared at Reset
S	Settable bit	x	Bit is unknown at Reset
C	Clearable bit		

**Example:** R/W - 0 indicates the bit is both readable or writable, and reads '0' after a Reset.

**TABLE 3-2: SPI\_SR 128-BIT BUFFER SUMMARY**

Register Name	Bit Range	Bit 127/119/111/ 103	Bit 126/118/110/ 102	Bit 125/117/109/ 101	Bit 124/116/108/ 100	Bit 123/115/107/ 99	Bit 122/114/106/ 98	Bit 121/113/105/ 97	Bit 120/112/104/ 96
$\overline{\text{LATCHD}}$	<127:120>	CH15<1:0>		CH14<1:0>		CH13<1:0>		CH12<1:0>	
	<119:112>	CH11<1:0>		CH10<1:0>		CH9<1:0>		CH8<1:0>	
	<111:104>	CH7<1:0>		CH6<1:0>		CH5<1:0>		CH4<1:0>	
	<103:96>	CH3<1:0>		CH2<1:0>		CH1<1:0>		CH0<1:0>	
Register Name	Bit Range	Bit 95/87/79/71	Bit 94/86/78/70	Bit 93/85/77/69	Bit 92/84/76/68	Bit 91/83/75/67	Bit 90/82/74/66	Bit 89/81/73/65	Bit 88/80/72/64
$\overline{\text{LATCHC}}$	<95:88>	CH15<1:0>		CH14<1:0>		CH13<1:0>		CH12<1:0>	
	<87:80>	CH11<1:0>		CH10<1:0>		CH9<1:0>		CH8<1:0>	
	<79:72>	CH7<1:0>		CH6<1:0>		CH5<1:0>		CH4<1:0>	
	<71:64>	CH3<1:0>		CH2<1:0>		CH1<1:0>		CH0<1:0>	
Register Name	Bit Range	Bit 63/55/47/39	Bit 62/54/46/38	Bit 61/53/45/37	Bit 60/52/44/36	Bit 59/51/43/35	Bit 58/50/42/34	Bit 57/49/41/33	Bit 56/48/40/32
$\overline{\text{LATCHB}}$	<63:56>	CH15<1:0>		CH14<1:0>		CH13<1:0>		CH12<1:0>	
	<55:48>	CH11<1:0>		CH10<1:0>		CH9<1:0>		CH8<1:0>	
	<47:40>	CH7<1:0>		CH6<1:0>		CH5<1:0>		CH4<1:0>	
	<39:32>	CH3<1:0>		CH2<1:0>		CH1<1:0>		CH0<1:0>	
Register Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
$\overline{\text{LATCHA}}$	<31:24>	CH15<1:0>		CH14<1:0>		CH13<1:0>		CH12<1:0>	
	<23:16>	CH11<1:0>		CH10<1:0>		CH9<1:0>		CH8<1:0>	
	<15:8>	CH7<1:0>		CH6<1:0>		CH5<1:0>		CH4<1:0>	
	<7:0>	CH3<1:0>		CH2<1:0>		CH1<1:0>		CH0<1:0>	

### 3.2 Quad-Latched Two-Bit per Channel Architecture

In the Quad-Latched 2-bit per channel architecture, each channel is controlled by a 2-bit encoding for each of the four possible states: "00" = (Hi-Z) high impedance, "01" = Pull-down to  $V_{NN}$ , "10" = Pull-up to  $V_{PP}$ ,

"11" = Driven to Ground. Since there are 16 channels on each HV53011 device, a 32-bit output control register is required.

Four separate latched arrays (A, B, C, & D) hold four possible 32-bit output configurations. The data is loaded from the arrays into the output control register by four separate external control signals ( $\overline{\text{LATCHA}}$ ,  $\overline{\text{B}}$ ,  $\overline{\text{C}}$ ,  $\overline{\text{D}}$ ). When the output control register is being

# HV53011

updated using one of the latch signals, the output will go to a not driven state temporarily to avoid shoot-through.

The data in these four latched arrays can be updated using the SPI shift register buffer. The 128 bits of data is first transmitted from the host processor to this device via the SPI interface. The data format has been discussed in the previous section. After this 128 bits transaction has completed, the data will stay in the SPI shift register buffer. Then the user sends an activation signal at the  $\overline{\text{LATCHIN}}$  pin to initiate the transfer of the data from the SPI shift register to the four 32-bit registers (A, B, C and D).

When the application requires more output channels, the user can cascade more driver devices in a daisy chain configuration. The SDO pin is used to pass the data from the SPI shift register buffer to the cascaded driver IC.


The SPI signal pins ( $\overline{\text{SS}}$ ,  $\overline{\text{SCK}}$ ,  $\overline{\text{SDI}}$  and SDO) are used to control the data flow of the SPI shift register buffer. The five latch control signals ( $\overline{\text{LATCHIN}}$ ,  $\overline{\text{LATCHA}}$ ,

$\overline{\text{LATCHB}}$ ,  $\overline{\text{LATCHC}}$  and  $\overline{\text{LATCHD}}$ ) are used to control the data selection of the high-voltage output from the four 32-bit registers. The SPI interface and latch functions are two independent operation blocks.

To achieve some power savings when idling for a period of time, a shutdown pin is available to reduce the quiescent current draw as much as possible.

**TABLE 3-3: 2-BIT CONTROL AND OUTPUT VOLTAGE LOGIC TABLE**

CONTROL BITS		HVOUT OUTPUT
Bit 1	Bit 0	
0	0	High Impedance (Hi-Z)
0	1	Driven Low ( $V_{NN}$ )
1	0	Driven High ( $V_{PP}$ )
1	1	Driven to Ground (0V)



**FIGURE 3-3:** Quad-Latched Two Bits per Channel Architecture.

**TABLE 3-4: QUAD-LATCHED TWO-BIT LOGIC STATE TABLE**

LATCHIN	LATCHA	LATCHB	LATCHC	LATCHD	Description
↓	X	X	X	X	SPI bit[127:96] into Latch Register D SPI bit[95:64] into Latch Register C SPI bit[63:32] into Latch Register B SPI bit[31:0] into Latch Register A
X*	↓	X	X	X	Register A to output
X*	X	↓	X	X	Register B to output
X*	X	X	↓	X	Register C to output
X*	X	X	X	↓	Register D to output

**Note:** \* = Delay LATCHX appropriately if a register update from LATCHIN is still in progress.

↓ = Negative edge-triggered.

X = Don't care.

### 3.3 Driver Shutdown Mode

When the shutdown (SHDN) pin is at logic “1”, any unnecessary circuit in the line driver will be disabled to minimize power consumption. It includes the level translator, bias current, voltage reference, driver output, SPI interface, and combinational logic. During shutdown, the quiescent current will be less than 100  $\mu$ A. The system response time is less than 1 ms to switch between shutdown and active modes when a new signal is asserted at the shutdown pin.

### 3.4 Driver Power On Reset

The Power-on Reset function resets all high-voltage HV<sub>OUT</sub> output to high impedance when the device is initially powered on. It also resets and clears the SPI buffer registers, registers A, B, C and D to logic “0”.


### 3.5 Driver Output Current Sensing

Some system designs require a load sensing function to determine the size or any change of the capacitive load. One simple scheme is to place a series current sensing resistor on the power supply rail and measure the voltage drop across this resistor. This solution is very effective as long as the voltage drop is small enough not to affect the operation of the system.

The HV53011 driver IC provides this function by which users can monitor the supply current flowing through both high-voltage positive and negative supplies. Two external current sensing resistors are connected to V<sub>PP</sub> and V<sub>NN</sub> supply rails, respectively, as high side current sensing. The voltage drop across these resistors are fed to two pin pairs, V<sub>PP</sub>-V<sub>PP0</sub> and V<sub>NN</sub>-V<sub>NNO</sub>. Since this voltage drop is referenced to the V<sub>PP</sub> and V<sub>NN</sub> supply rails, it is not practical for any low-voltage ADC to measure this voltage. Hence, two internal difference amplifiers in the driver IC convert these voltage drops to ground reference.

The difference amplifier accepts maximum input voltage of 1V. The amplifier gain of 3.1 amplifies this input and send the output to the V<sub>PPSENSE</sub> and V<sub>NNSENSE</sub> pins. These amplifiers are designed using high-voltage and high value resistors to minimize its power consumption. These amplifier outputs are high impedance in nature, so an external high bandwidth (200 MHz) unity gain buffer is recommended. The high bandwidth is needed to capture the fast current pulse during the transition.

The user selects the value of the sensing resistor to fit the system requirement. The speed of the difference amplifier is its highest priority because the charge or discharge current appear in a short period of time. The amplifier output accuracy is less important. Both V<sub>PPSENSE</sub> and V<sub>NNSENSE</sub> outputs have a tolerance of  $\pm 14\%$ .



**FIGURE 3-4:** Current Sensing Topology.

# HV53011

---

**TABLE 3-5: ACCEPTABLE POWER-ON SEQUENCES**

Steps	Description
1	Connect ground.
2	Keep shutdown pin to low.
3	Set all driver inputs to low.
4	Power-on supplies in this sequence: $V_{LL}$ , $V_{NN}$ , $V_{NF}$ , $V_{SS}$ , $V_{CC}$ , $V_{PF}$ and then $V_{PP}$
5	Set all inputs to a known state.

**TABLE 3-6: ACCEPTABLE POWER-OFF SEQUENCES**



Steps	Description
1	Set all inputs and shutdown pin to low.
2	Power-off supplies in this sequence: $V_{PP}$ , $V_{PF}$ , $V_{CC}$ , $V_{SS}$ , $V_{NF}$ , $V_{NN}$ and then $V_{LL}$ .
3	Disconnect ground

## 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information

59-Ball TFBGA (8x8x1.2 mm)

Example




<b>Legend:</b>	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e8	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e8 ) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

# HV53011

## 59-Ball Thin Fine Pitch Ball Grid Array (KVBX) - 8x8 mm Body [TFBGA]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>





## 59-Ball Thin Fine Pitch Ball Grid Array (KVX) - 8x8 mm Body [TFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		MILLIMETERS		
Units		MIN	NOM	MAX
Dimension Limits				
Number of Terminals	N	59		
Pitch	e	0.65 BSC		
Overall Height	A	-	-	1.20
Standoff	A1	0.22	0.27	0.32
Mold Thickness	A2	0.53 REF		
Substrate Thickness	A3	0.26 REF		
Overall Length	D	8.00 BSC		
Overall Terminal Spacing	D1	6.50 BSC		
Overall Width	E	8.00 BSC		
Overall Terminal Spacing	E1	6.50 BSC		
Terminal Diameter	b	0.32	0.37	0.42


**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M  
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
 REF: Reference Dimension, usually without tolerance, for information purposes only.

# HV53011

## 59-Ball Thin Fine Pitch Ball Grid Array (K VX) - 8x8 mm Body [TFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Overall Contact Pad Spacing	C1		6.50	
Overall Contact Pad Spacing	C2		6.50	
Contact Pad Width (X59)	X			0.35
Contact Pad to Contact Pad	G	0.20		

**Notes:**

- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

## APPENDIX A: REVISION HISTORY

### Revision A (March 2021)

- Original Release of this Document.

# HV53011

---

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>X-</u>	<u>X</u>	<u>/XXX</u>
Device	Media Type Tape and Reel	Temperature Range	Package
<b>Device:</b>	HV53011: 16-Channel, ±135V Push-Pull Driver with RTZ		
<b>Media Type:</b>	blank = 260/Tray for K VX Package T = 1000/Reel for K VX Package		
<b>Temperature Range:</b>	E = -40°C to +125°C (Extended) RoHS Compliant		
<b>Package:</b>	K VX = Thin Fine Pitch Ball Grid Array 59-Ball TFBGA (8 x 8 x 1.2 mm)		

**Examples:**

a) HV53011-E/K VX: 16-Channel, ±135V Push-Pull Driver with RTZ, Thin Fine Pitch Ball Grid Array, 59-Ball TFBGA (8 x 8 x 1.2mm) Package, 260/Tray

b) HV53011T-E/K VX: 16-Channel, ±135V Push-Pull Driver with RTZ, Thin Fine Pitch Ball Grid Array, 59-Ball TFBGA (8 x 8 x 1.2mm) Package, 1000/Reel

**Note 1:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

# HV53011

---

NOTES:

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGL00, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7930-7

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

#### Atlanta

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

#### Austin, TX

Tel: 512-257-3370

#### Boston

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

#### Chicago

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Dallas

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Novi, MI  
Tel: 248-848-4000

#### Houston, TX

Tel: 281-894-5983

#### Indianapolis

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

#### Los Angeles

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

#### Raleigh, NC

Tel: 919-844-7510

#### New York, NY

Tel: 631-435-6000

#### San Jose, CA

Tel: 408-735-9110  
Tel: 408-436-4270

#### Canada - Toronto

Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733

**China - Beijing**  
Tel: 86-10-8569-7000

**China - Chengdu**  
Tel: 86-28-8665-5511

**China - Chongqing**  
Tel: 86-23-8980-9588

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115

**China - Hong Kong SAR**  
Tel: 852-2943-5100

**China - Nanjing**  
Tel: 86-25-8473-2460

**China - Qingdao**  
Tel: 86-532-8502-7355

**China - Shanghai**  
Tel: 86-21-3326-8000

**China - Shenyang**  
Tel: 86-24-2334-2829

**China - Shenzhen**  
Tel: 86-755-8864-2200

**China - Suzhou**  
Tel: 86-186-6233-1526

**China - Wuhan**  
Tel: 86-27-5980-5300

**China - Xian**  
Tel: 86-29-8833-7252

**China - Xiamen**  
Tel: 86-592-2388138

**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444

**India - New Delhi**  
Tel: 91-11-4160-8631

**India - Pune**  
Tel: 91-20-4121-0141

**Japan - Osaka**  
Tel: 81-6-6152-7160

**Japan - Tokyo**  
Tel: 81-3-6880-3770

**Korea - Daegu**  
Tel: 82-53-744-4301

**Korea - Seoul**  
Tel: 82-2-554-7200

**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906

**Malaysia - Penang**  
Tel: 60-4-227-8870

**Philippines - Manila**  
Tel: 63-2-634-9065

**Singapore**  
Tel: 65-6334-8870

**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600

**Thailand - Bangkok**  
Tel: 66-2-694-1351

**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-72400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820