

# **PJ9570 Series** Low Dropout Regulators

### Description

The PJ9570 Series are highly precise, low noise, positive voltage LDO regulators manufactured using CMOS processes. The PJ9570 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The PJ9570 Series also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The PJ9570 Series consumes less than 1µA in shutdown mode and has fast turn-on time less than 50s. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio.

#### Features

- Ultra Low Noise for RF Application
- Ultra Fast Response in Line/Load Transient
- Low Power Consumption:70uA(Typ.)
- PSRR=75dB@1KHz
- Maximum Output Current: 500mA
- Low Dropout : 100mV @ 100mA at V<sub>OUT</sub>=3.3V
- Operating Voltage Ranges : 2V to 6.5V
- Over Temperature and Current Limiting Protection
- Thermal Shutdown Protection

#### Applications

- Battery-Powered Equipment
- CDMA/GSM Cellular Handsets
- Audio/Video Equipment

#### **Marking Code**



XX:Output Voltage e.g. 3.0:3.0V 3.3:3.3V



1.GND 2.VIN 3.VOUT





DFN2x2C-6L





### **Functional Pin Description**

Pin Name	Pin Function		
EN	Chip Enable (Active High). Note that this pin is high impedance		
NC	NO Connected		
GND	Ground		
VOUT	Output Voltage		
VIN	Power Input Voltage		

### **Ordering Information**



### **Typical Application Circuit**





# **Function Block Diagram**





### Absolute Maximum Ratings Note1

Ratings at 25°C ambient temperature unless otherwise specified.

Parameter		Value	Unit
	V <sub>IN</sub>	-0.3 ~ +7	V
VIN, VEN to GND Voltage	V <sub>ON/OFF</sub>	-0.3 ~ +0.3	V
VOUT to VIN Voltage		-0.3~VIN+0.3	V
	SOT-23	300	mW
	SOT-89	400	mW
Power Dissipation	SOT-23-3	250	mW
	SOT-23-5	250	mW
	DFN2x2C-6L	560	mW
	SOT-23	330	°C/W
	SOT-89	250	°C/W
Thermal Resistance, Junction-to-Ambient	SOT-23-3	400	°C/W
	SOT-23-5	400	°C/W
	DFN2x2C-6L	180	°C/W
Operating Ambient Temperature	-40 ~ +85	°C	
Junction temperature		260	°C
Storage temperature range		-40 ~ +125	°C
ESD(HBM) Note2		4	KV
ESD(CDM) Note2		400	V

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
  - ESD testing is performed according to the respective JESD22 JEDEC standard. The human body model is a 100pF capacitor discharged through a 1.5KΩ resistor into each pin. The machine model is a 200pF capacitor discharged into each pin.

Parameter	Value	Unit	
Supply Voltage		2 ~ 6.5	V
Operating Junction Temperature Range	TJ	-40 ~ +125	°C
Operating Free Air Temperature Range	T <sub>A</sub>	-40 ~ +85	°C



# **Electrical Characteristics**

(V<sub>IN</sub>=V<sub>OUT</sub>+1, V<sub>OUT</sub> = 3.3V, C<sub>IN</sub>=1 $\mu$ F, C<sub>OUT</sub>=1 $\mu$ F, T<sub>A</sub>=25°C , unless otherwise noted.)

Parar	neter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Voltage		V <sub>IN</sub>		-0.3		6.5	V
Output Voltag	e Accuracy	ΔVουτ	I <sub>OUT</sub> =40mA	-2		+2	%
Quiescent Cu	rrent	ΙQ	V <sub>IN</sub> >V <sub>OUT</sub> ,EN=V <sub>IN</sub> I <sub>OUT</sub> =0mA		70		μA
	a o Note1	M	I <sub>OUT</sub> =100mA		100		mV
	ge <sup>nore</sup>	VDROP	I <sub>OUT</sub> =200mA		220		
Line Regulation	on	$\Delta V_{\text{LINE}}$	V <sub>IN</sub> =V <sub>OUT</sub> +1 to 7V,I <sub>OUT</sub> =40mA		0.05		%/V
Load Regulati	on	$\Delta V_{LOAD}$	1mA <i<sub>OUT&lt;100mA</i<sub>		50		mV
Short circuit/si carrying curre	tart nt	I <sub>SHORT</sub>	R <sub>L</sub> =1Ω		50		mA
EN Leakage (	Current	I <sub>EN</sub>			1		μA
Current Limit		I <sub>LIM</sub>	V <sub>IN</sub> =V <sub>OUT</sub> +1		600		mA
EN Input	Logic Low	VIL	V <sub>IN</sub> =3V to 5.5V,Shut down			0.4	
Threshold	Logic High	Vih	V <sub>IN</sub> =3V to 5.5V,Start up	1.2			
Output Noise	Voltage	e <sub>NO</sub>	300Hz to 50KHz, I <sub>OUT</sub> =40mA		50		μV <sub>RMS</sub>
Power Supply Rejection Rate	e	PSRR	V <sub>IN</sub> =V <sub>OUT</sub> +1, f=1KHz,I <sub>OUT</sub> =40mA		75		dB
Output Voltag	e Coefficient	TC <sub>VOUT</sub>	I <sub>OUT</sub> =10mA		100		ppm/°C



### **Applications Information**

#### Input Capacitor

A 1µF ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

#### **Output Capacitor**

An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is  $1\mu$ F, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to V<sub>OUT</sub> and GND pins.

#### Enable Function

The PJ9570 has an EN pin to turn on or turn off the regulator, When the EN pin is in logic high, the regulator will be turned on. The shutdown current is almost  $0\mu$ A typical. The EN pin may be directly tied to V<sub>IN</sub> to keep the part on.The Enable input is CMOS logic and cannot be left floating.

#### Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}$$

Where TJ(MAX) is the maximum operation junction temperature 125 °C,  $T_A$  is the ambient temperature and the  $R_{\theta JA}$  is the junction to ambient thermal resistance.

The power dissipation definition in device is:

 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \ge \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \ge \mathsf{I}_\mathsf{Q}$ 

#### Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the PJ9570 Series ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.



SOT-23 Dimensions in mm







Device	Package	Shipping
PJ9570 Series	SOT-23	3,000PCS/Reel&7inches



SOT-23-3 Dimensions in mm







Device	Package	Shipping
PJ9570 Series	SOT-23-3	3,000PCS/Reel&7inches



SOT-89 Dimensions in mm



Device	Package	Shipping
PJ9570 Series	08 TO3	1,000PCS/Reel&7inches
	501-89	3,000PCS/Reel&13inches



SOT-23-5 Dimensions in mm







Device	Package	Shipping
PJ9570 Series	SOT-23-5	3,000PCS/Reel&7inches



DFN2x2-6L-0006 Dimensions in mm



BOTTOM VIEW



Device	Package	Shipping
PJ9570 Series	DFN2x2C-6L	3,000PCS/Reel&7inches