

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, even if such claim any manner.

August 2013



FAN54300 — USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regulator

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Accepts USB or Dedicated Power Input Source
- 5 V, 300 mA Boost Mode for USB OTG from 2.5 to 4.5 V Battery Input
- $\hfill \$ Charge Voltage Accuracy: $\pm 0.5\%$ at $T_A=25^\circ C$ $\pm 1\%$ from $T_A=0$ to $125^\circ C$
- ±5% USB Input Current Regulation Accuracy
- ±5% Charge Current Regulation Accuracy
- 20 V Absolute Maximum Input Voltage
- 9.5 V Maximum Input Operating Voltage on VIN Pin, 6.5 V Maximum on VBUS Pin
- Up to 1.5 A Maximum Charge Rate
- Programmable Charge and Mode through High-Speed I²C Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
 - Input Current
 - Fast-Charge / Termination Current
 - Charger Voltage
 - Safety Timer
 - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint, 1 μH, External Inductors
- Safety Timer with Reset Control
- Weak Input Sources Accommodated by Reducing Charging Current to Maintain Minimum V_{BUS} Voltage
- Low Reverse Leakage from Battery Drain to VBUS or VIN
- Programmable LED Drive for Charge Indication
- Register and Slave Addresses Compatible with FAN540X and FAN542X Families

Description

The FAN54300 combines two highly integrated switch-mode chargers and a boost regulator to minimize single-cell Li-Ion charging time from a USB and/or auxiliary power source.

Charging parameters and operating modes are programmable through an I^2C Bus® interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3 MHz to minimize the size of the external passive components.

The FAN54300 provides battery charging in three phases: conditioning, constant current, and constant voltage.

To ensure USB compliance and minimize charging time, the USB input current is limited to the value set through the l^2C host. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety backup for the l^2C host.

The IC automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode, with leakage from the battery to the input prevented. Charge status is reported back to the host through the I^2C port. Charge current is reduced when the die temperature reaches $120^{\circ}C$.

The FAN54300 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery.

The FAN54300 is available in a 30-bump, 0.4 mm pitch, wafer-level, chip-scale package (WLCSP).


Applications

- Cell Phones, Smart Phones, PDAs
- Digital Cameras
- Portable Media Players

Part Number	Temperature Range	Package	Packing				
FAN54300UCX	-40 to 85°C	30-Ball, WLCSP, 5x6 Array, 0.4mm Pitch, 586 µm Package Height	Tape and Reel				

© 2010 Fairchild Semiconductor Corporation FAN54300 • Rev. 1.0.4

Ordering Information







Table 2.	Recommended	External	Com	onents

Component	Description	Vendor	Parameter	Тур.	Units
	Charge Currents to 1 A:	Murata: LQM2MPN1R0M	L	1.0	μH
L1, L2:	1 μH, 20%, 1.3 A, 2016		L 1.0 DCR 85 L 1.0 DCR 55 C 10	mΩ	
LI, LZ.	Charge Currents Above 1 A:	Murata: LQM2HPN1R0M	L	1.0	μH
	1 μH, 20%, 1.6 A, 2520	Murata. EQM2HENTROM	DCR	55	mΩ
C _{BAT}	10 μF, 20%, 6.3 V, X5R, 0603	Murata: GRM188R60J106M	С	10	μF
$C_{\text{MID1,2}}$	4.7 μF, 10%, 16 V, X5R, 0805	Murata: GRM21BR61C475K	С	4.7	μF
C _{IN} , C _{BUS}	1.0 μF, 10%, 16 V, X5R, 0603	Murata GRM188R61E105K	С	1.0	μF
C _{BOOT}	10 nF, 10%, 6.3 V, X5R, 0201	Murata GRM033R70J103K	С	10	nF
C _{OUT}	0.1 μF, 10%, 6.3 V, X5R, 0201	Murata GRM033R60J104K	С	0.1	μF
C_{2V5}, C_{REF}	1μF, 10%, 6.3 V, X5R, 0402	Murata GRM155R60J105M	С	1.0	μF

© 2010 Fairchild Semiconductor Corporation FAN54300 • Rev. 1.0.4



Pin Configuration

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	BOOTV	VREF	V2V5	SDA	BOOTU
VIN SCL VBUS B1 B2 B3 B4 B5 PMID2 SRST PMID1 C1 C2 C3 C4 C5 SW2 DIS SW1 D1 D2 D3 D4 D5 GND GND E1 E2 E3 E4 E5 LED OTG CSIN VBAT STAT	BOOTV		VZV5	SDA	BOOID
B1B2B3B4B5PMID2SRSTPMID1C1C2C3C4C5SW2DISSW1D1D2D3D4D5GNDGNDE4E5LEDOTGCSINVBATSTAT	(A1)	(A2)	(A3)		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V	IN	SCL	VB	US
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(B1)	(B2)	(B3)	(B4)	(B5)
SW2 DIS SW1 D1 D2 D3 D4 D5 GND GND E1 E2 E3 E4 E5 LED OTG CSIN VBAT STAT	PM	ID2	SRST	PM	ID1
D1D2D3D4D5GNDGNDE1E2E3E4E5LEDOTGCSINVBATSTAT	(C1)	(C2)	(C3)	(C4)	(C5)
GND E1 E2 E3 E4 E5 LED OTG CSIN VBAT STAT	SV	V2	DIS	SV	V1
E1E2E3E4E5LEDOTGCSINVBATSTAT	(D1)	(D2)	(D3)	(D4)	(D5)
LED OTG CSIN VBAT STAT					
			GND		
F1 F2 F3 F4 F5	(E1)	(E2)		(E4)	(E5)
	~~/	·	(E3)	<u>``</u>	

Figure 4. Pin Assignments (Top View)

Pin Definitions

	r	
Pin #	Name	Description
A1	BOOTV	BOOT. High-side NMOS driver supply. Connect a 10nF capacitor from SW2 to this pin.
A2	VREF	Bias Regulator Output . Connect to a 1 μ F capacitor to PGND. This pin supplies the internal gate drive and power supply to the IC while charging. Up to 5 mA of current can be provided from this pin to drive external circuits. This pin is active when either V _{IN} or V _{BUS} are above V _{BAT} .
A3	V2V5	2.5 V Regulator . Connect to a 1 μ F capacitor to PGND. Up to 5 mA can be provided from this pin to drive external circuits. This regulator is powered only when VIN is connected.
A4	SDA	I ² C Interface Serial Data. This pin should not be left floating.
A5	BOOTU	BOOT. High-side NMOS driver supply. Connect a 10 nF capacitor from SW1 to this pin.
B1, B2	VIN	Charger Input Voltage. Bypass with a minimum of 1 µF, 16 V capacitor to GND.
B3	SCL	I ² C Interface Serial Clock. This pin should not be left floating.
B4, B5	VBUS	USB Input Voltage. Bypass with a 1 µF, 16 V capacitor to GND.
C1, C2	PMID2	Power Input Voltage for VIN Power Source . Power input to the charger regulator, bypass point for the VIN input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 μ F, 16 V capacitor to PGND.
C3	SRST	Safety Reset. When LOW, both safety registers are reset to their default values. When HIGH, the safety registers reset when V_{BAT} drops below V_{SHORT} .
C4, C5	PMID1	Power Input Voltage for VBUS Power Source . Power input to the VBUS switching charger regulator, bypass point for the VBUS input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 μ F, 6.3 V capacitor to PGND.
D1, D2	SW2	Switching Node for VIN Charger. Connect to the output inductor.
D3	DIS	Charge Disable . When this pin is HIGH, charging is disabled and no timers are reset. When LOW, charging is controlled by the I ² C registers. This pin does not affect the 32-second timer.
D4, D5	SW1	Switching Node for VBUS Charger and OTG Boost. Connect to the output inductor.
E1–E5	GND	Ground . Power return for gate drive and power transistors as well as IC signal ground. The connection from this pin to the bottoms of the C_{PMID} capacitors should be as short as possible.
F1	LED	Light Emitting Diode Output . Up to 5 mA current source drive from the active PMID indicates the battery is charging.

(A4)

B4

C4

(D4)

(E4)

(F4)

(A5)

(B5)

(C5)

(D5)

(E5)

F5

(A3)

B3

C3

(D3)

(E3)

(F3)

Figure 5. Pin Assignments (Bottom View)

(A2)

(B2)

C2

(D2)

(E2)

(F2)

(A1)

(B1)

(C1)

(D1)

(E1)

(F1)

FAN54300 — USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regulator	
4300 — USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	П
4300 — USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	⋗
4300 — USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Z
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ų
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	τ <u>υ</u>
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ö
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ō
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	
SB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	C
Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ω
Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ē
ant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ï
ant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	\mathbf{O}
ant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	9
ant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ľ
ant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	σ
Jual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	5
Jual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ñ
Jual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ţ,
Jual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	
ower Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	2
ower Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	2
ower Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ĩ.
ower Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	÷
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ŏ
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ś
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ē
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	-
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	┱
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	þ
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	ĭ
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	Ţ,
ngle-Cell, Li-Ion Switching Charger with USB-OTG Boost Regul	6
Ion Switching Charger with USB-OTG Boost Regul	Ĩ
Ion Switching Charger with USB-OTG Boost Regul	ž
Ion Switching Charger with USB-OTG Boost Regul	9
Ion Switching Charger with USB-OTG Boost Regul	Ģ
Ion Switching Charger with USB-OTG Boost Regul	Ċ
Ion Switching Charger with USB-OTG Boost Regul	ര്
Ion Switching Charger with USB-OTG Boost Regul	Ĕ
Ion Switching Charger with USB-OTG Boost Regul	_
Ion Switching Charger with USB-OTG Boost Regul	
ng Charger with USB-OTG Boost Regul	Ľ
ng Charger with USB-OTG Boost Regul	0
ng Charger with USB-OTG Boost Regul	
ng Charger with USB-OTG Boost Regul	S
ng Charger with USB-OTG Boost Regul	٤
ng Charger with USB-OTG Boost Regul	ÌÌ
ng Charger with USB-OTG Boost Regul	Ö
ng Charger with USB-OTG Boost Regul	Ľ
narger with USB-OTG Boost Regul	3
narger with USB-OTG Boost Regul	õ
narger with USB-OTG Boost Regul	~
narger with USB-OTG Boost Regul	2
oost Regul	5
oost Regul	F
oost Regul	õ
oost Regul	e
oost Regul	
oost Regul	N S
oost Regul	Ħ
oost Regul	2
oost Regul	C
oost Regul	ิเว
oost Regul	Ū
oost Regul	Ĩ
oost Regul	U U
oost Regul	
oost Regul	T
oost Regul	TG
egul	TG E
egul	TG Bo
egul	X
egul	X
Jul	X
Jul	X
lator	oost Re
ator	oost Re
ör	oost Regul
Ť	oost Regul
	oost Regul

Pin #	Name	Description
F2	OTG	On The Go . When unattended charging is indicated, the level on this pin sets the I_{BUS} current limit. This pin is also used to put the IC into Boost Mode.
F3	CSIN	Current-Sense Input . Connect to sense resistor in series with the battery. The IC uses this node to sense current into the battery. Bypass this pin with a 0.1 μ F capacitor to PGND.
F4	VBAT	Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 10 μ F capacitor to PGND.
F5	STAT	Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charging is in process.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Min.	Max.	Unit
N/		Continuous	-1.4	20.0	
V _{BUS}	VBUS Voltage	Pulsed, 100 ms Maximum Non-Repetitive	-2.0	20.0	V
VIN	VIN Voltage		-2.0	20.0	V
V _{BOOTU}	BOOTU Voltage		-0.7	20.0	V
V _{BOOTV}	BOOTV Voltage		-0.7	20.0	V
V _{PMID1}	PMID1 Voltage		-1.0	20.0	V
V _{SW1}	SW1 Voltage	-0.7	6.5	V	
V _{PMID2}	PMID2 Voltage	1/1	-1.0	20.0	V
V _{SW2}	SW2 Voltage		-0.7	12.0	V
Vo	Other Pins		-0.3	6.5 ⁽¹⁾	V
$\frac{\text{dV}_{\text{BUS}}}{\text{dt}}$	Maximum Rate of V _{BUS} Increas	e Above 5.5 V when IC Enabled		4	V/µs
$\frac{dV_{IN}}{dt}$	Maximum Rate of V _{IN} Increase	Above 9.5 V when IC Enabled		4	V/µs
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	2	.0	kV
ESD	Protection Level Charged Device Model per JESD22-C101		1	.5	kV
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature		-65	+150	°C
TL	Lead Soldering Temperature, 1	10 Seconds		+260	°C

Note:

1. Lesser of 6.5 V or V_{REF} + 0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V _{BUS}	VBUS Supply Voltage	4	6	V
V _{IN}	VIN Supply Voltage	4.0	9.5	V
T _A	Ambient Temperature	-30	+85	°C
TJ	Junction Temperature	0	+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperate T_A .

Symbol	Parameter	Typical	Unit
θ_{JA}	Junction-to-Ambient Thermal Resistance	60	°C/W
θ_{JB}	Junction-to-PCB Thermal Resistance	20	°C/W

© 2010 Fairchild Semiconductor Corporation

FAN54300 • Rev. 1.0.4

Electrical Specifications

Unless otherwise specified: circuit of Figure 1, recommended operating temperature range for T_J and T_A , V_{BUS} or $V_{IN} = 5.0$ V, HZ1, HZ2, OPA_MODE = 0, (Charger Mode). SCL, SDA, OTG = 0 or 1.8 V. Typical values are for $T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Power Su	ipplies					I.
		PWM Switching, Open Battery, TE=0		33		mA
		PWM Not Switching (V _{BAT} > V _{OREG})		3.6		mA
I _{VBUS}	VBUS Current	$0^{\circ}C < T_J < 85^{\circ}C, \ HZ1 = 1, \ V_{BAT} > V_{LOWV}$		350	500	μA
		$0^{\circ}C < T_J < 85^{\circ}C, HZ1 = 1, V_{BAT} < V_{LOWV}, 32S \mbox{ Mode}$		350	500	μA
		PWM Switching, Open Battery, TE=0		33		mA
		PWM Not Switching (V _{BAT} >V _{OREG})	100	2.6		mA
I_{VIN}	VIN Current	$0^{\circ}C < T_J < 85^{\circ}C, HZ2 = 1, V_{IN} > V_{LOWV}$	1	350	500	μA
		$\begin{array}{l} 0^{\circ}C < T_{J} < 85^{\circ}C, \ HZ2 = 1, \ V_{IN} < V_{LOWV}, \\ 32S \ Mode \end{array}$		350	500	μA
I _{BAT}		$0^{\circ}C < T_J < 85^{\circ}C$, HZ1=HZ2 = 1 or DIS=1, V _{BAT} = 4.2 V			20	μA
	Battery Discharge Current in High-Z Mode	$0^{\circ}C < T_J < 85^{\circ}C, V_{BAT} = 4.2 \text{ V}, V_{IN} = V_{BUS} = \text{Open or GND}, HZ1=HZ2=1, SDA = SCL = 1.8 \text{ V}, No I^2C Traffic$			30	μA
Charger V	/oltage Regulation	· · · · · ·				
	Charge Voltage Range		3.5		4.4	V
V _{OREG}	Charge Voltage Accuracy	$T_A = 25^{\circ}C$	-0.5		+0.5	%
		T _J = 0 to 125°C	-1		+1	%
Charging	Current Regulation	· · · · · ·			•	
	Output Charge Current Range	$V_{LOWV} < V_{BAT} < V_{OREG},$ $V_{BUS} > V_{SLP}, R_{SENSE} = 68 m\Omega$	550		1500	mA
IOCHRG	Charge Current Accuracy	$20 \text{ mV} \leq V_{IREG} \leq 40 \text{ mV}$	92	97	102	% of
	Across R _{SENSE}	$V_{IREG} > 40 \text{ mV}$	94	97	100	Setting
Weak-Bat	ttery Detection		1			
V _{LOWV}	Weak-Battery Threshold Accuracy	$3.4 \le V_{LOWV} \le 3.7$	-5		+5	%
	Weak Battery Deglitch Time	Rising Voltage, 2 mV Overdrive		30		ms
Logic Lev	els: DIS, SDA, SCL, OTG					
V _{IH}	HIGH-Level Input Voltage		1.05			V
VIL	LOW-Level Input Voltage				0.4	V
I _{IN}	Input Bias Current	Input Tied to GND or V _{BAT}		0.01	1.00	μA
Charge T	ermination Detection	•	~ >			
	Termination Current Range	$\label{eq:VBAT} \begin{split} V_{\text{BAT}} &> V_{\text{OREG}} - V_{\text{RCH}}, V_{\text{BUS}} > V_{\text{SLP}}, \\ R_{\text{SENSE}} &= 68 \; \text{m}\Omega \end{split}$	50		400	mA
L	Termination Ourrent Accurate	$[V_{CSIN} - V_{BAT}]$ from 3 mV to 20 mV	-25%		+25%	
I _(TERM)	Termination Current Accuracy	$[V_{CSIN}-V_{BAT}]$ from 20 mV to 40 mV	-5%		+5%	
	Termination Current Deglitch Time	2 mV Overdrive		30		ms

Electrical Specifications (Continued)

Unless otherwise specified: circuit of Figure 1, recommended operating temperature range for T_J and T_A , V_{BUS} or $V_{IN} = 5.0$ V, HZ1, HZ2, OPA_MODE = 0, (Charger Mode). SCL, SDA, OTG = 0 or 1.8V. Typical values are for $T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
VBUS Inp	ut Power Source Detection					
V _{BUS(MIN)1}	V _{BUS} Input Voltage Rising	To Start V _{BUS} Validation	4.20	4.30	4.40	V
V _{BUS(MIN)2}	Min. V _{BUS} to Pass Validation	During V _{BUS} Validation Period	4.00	4.08	4.15	V
V _{BUS(MIN)3}	Min. V _{BUS} During Charge	During Charging	3.64	3.71	3.78	V
tvbus_valid	V _{BUS} Validation Time			30		ms
VBUSLOAD	V _{BUS} Load	$V_{BUS} = 5 V$, Applied at V_{BUS} Validation		50		mA
VIN Input	Power Source Detection	•				
VIN(MIN)1	VIN Input Voltage Rising	To Start VIN Validation	4.20	4.30	4.40	V
V _{IN(MIN)2}	Min. V _{IN} to Pass Validation	During V _{IN} Validation Period	4.00	4.08	4.15	V
V _{IN(MIN)3}	Min. V _{IN} During Charge	During Charging	3.64	3.71	3.78	V
t _{VBUS_VALID}	V _{IN} Validation Time			30		ms
VINLOAD	V _{IN} Load	$V_{IN} = 5 V$, Applied at V_{IN} Validation		50		mA
Input Curr	ent Limit	·		•		•
	VBUS Input Current-Limit	I _{BUS} set to 100 mA	88	93	98	
IBUSLIM	Threshold	I _{BUS} set to 500 mA	450	475	500	mA
V _{2V5} 2.5V I	inear Regulator	·				
N/	2.5 V Regulator Output	I_{2V5} from 0 to 5 mA, V_{IN} > 4.75 V	2.35	2.50	2.65	V
V _{2V5}	Current Limit		6	8		mA
V _{REF} Bias	Generator					
N/	Bias regulator voltage	$V_{IN} > V_{IN(MIN)}$	3.5		6.0	V
V_{REF}	current limit		10	15		mA
Battery Re	charge Threshold				5	
N/	Recharge Threshold	Below V _(OREG)	100	120	150	mV
V _{RCH}	Deglitch Time	VBAT falling below V _{RCH} threshold		130		ms
STAT Out	put					
V _{STAT(OL)}	STAT Output LOW	I _{STAT} = 10 mA			0.4	V
I _{STAT(OH)}	STAT High Leakage Current	V _{STAT} = 5 V			1	μA
LED Outp	ut					•
I _{LED(ON)}	LED Output Current Accuracy	V_{LED} from 1.5 to 3.5 V, Max. (V_{REF} , V_{BAT}) – V_{LED} > 100 mV	-30		+30	%
I _{LED(OFF)}	LED Off-State Leakage Current	V _{LED} = 0 V			1	μA
Battery De	etection					1
IDETECT	Battery Detection Current Before Charge Complete (Sink Current) ⁽²⁾	Begins After Termination Detected and $V_{BAT} \leq V_{OREG} - V_{RCH}$		-0.45		mA
t _{DETECT}	Battery Detection time			262		ms

Continued on the following page

Electrical Specifications (Continued)

Unless otherwise specified: circuit of Figure 1, recommended operating temperature range for T_J and T_A , V_{BUS} or $V_{IN} = 5.0$ V, HZ1, HZ2, OPA_MODE = 0, (Charger Mode). SCL, SDA, OTG = 0 or 1.8 V. Typical values are for $T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Sleep Cor	nparator	1					
V_{SLP}	Sleep Mode Entry Threshold, $V_{BUS} - V_{BAT}$ or $V_{IN} - V_{BAT}$	$2.3 \text{ V} \leq \text{V}_{\text{BAT}} \leq \text{V}_{\text{OREG}}, \text{V}_{\text{PWRIN}}$ Falling	0	90	160	mV	
	Sleep Mode Exit Hysteresis	2.3 V ≤ V _{BAT} ≤ V _{OREG}		40		mV	
V_{SLP_EXIT}	Deglitch Time for V_{BUS} Rising Above V_{SLP} + V_{SLP_EXIT}	Rising Voltage		30		ms	
Power Sw	itches (see Figure 3)				•		
	Q3 On Resistance (VBUS to PMID1)	$ BUS_{(LIMIT)} \ge 500 \text{ mA}$	-	210	300		
R _{ds(on)}	Q1 On Resistance (PMID1 to SW1)			110	225		
	Q2 On Resistance (SW1 to GND)			130	225	mΩ	
	Q4 On Resistance (VIN to PMID2)			160	225	11122	
	Q5 On Resistance (PMID2 to SW2)			110	225		
	Q6 On Resistance (SW2 to GND)			190	350		
Charger P	WM Modulator						
f _{SW}	Oscillator Frequency		2.7	3.0	3.3	MHz	
D _{MAX}	Maximum Duty Cycle				100	%	
D _{MIN}	Minimum Duty Cycle			0		%	
I _{SYNC}	Synchronous to Non- Synchronous Current Threshold ⁽³⁾	Low-Side MOSFET Cycle-by-Cycle Current Limit		-120		mA	
Boost Mo	de Operation (OPA_MODE = 1,	HZ1 = 0)		1			
M		2.5 V < V _{BAT} < 4.5 V, 0-200 mA Load	4.80	5.05	5.17	N/	
V _{BOOST}	Boost Output Voltage at VBUS	$2.7 \text{ V} < \text{V}_{\text{BAT}} < 4.5 \text{ V}, 0-300 \text{ mA Load}$	4.77	5.05	5.17	V	
BAT(BOOST)	Boost Mode Quiescent Current	PFM Mode, $V_{IN} = 3.6 \text{ V}$, $I_{OUT} = 0$		300	400	μA	
ILIMPK(BST)	Q2-Peak Current Limit		1160	1380	1550	mA	
V _{BAT(MAX)}	Maximum Battery Input for Boost Operation	V _{BAT} Rising	4.7			V	
	Hysteresis	V _{BAT} Falling		125		mV	
	Minimum Battery Voltage for	While Boost Active		2.42		V	
UVLO _{BST} Boost Operation		To Start Boost Regulator		2.58	2.70	v	
VBUS, VI	Load Resistance						
R _{VBUS}	VBUS to GND Resistance	Normal Operation	500	1000	1500	Ω	
INVBUS		V _{BUS} Validation	50	110	175	Ω	
R	VIN to GND Resistance	Normal Operation	500	1000	1500	Ω	
R _{VIN}		V _{IN} Validation	50	110	175	Ω	

Continued on the following page ...

Electrical Specifications (Continued)

Unless otherwise specified: circuit of Figure 1, recommended operating temperature range for T_J and T_A , V_{BUS} or $V_{IN} = 5.0$ V, HZ1, HZ2, OPA_MODE = 0, (Charger Mode). SCL, SDA, OTG = 0 or 1.8 V. Typical values are for $T_J = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Protection	and Timers		•		•	•	
	VBUS Over-Voltage Shutdown V _{BUS} Rising		6.12	6.31	6.50	V	
VBUS _{OVP}	Hysteresis	V _{BUS} Falling		100		mV	
\/INI	VIN Over-Voltage Shutdown	V _{IN} Rising	9.5	10.0	10.5	V	
VINOVP	Hysteresis	V _{IN} Falling		100		mV	
M	Battery Short-Circuit Threshold	V _{BAT} Rising	2.00	2.05	2.10	v	
V_{SHORT}	Hysteresis	V _{BAT} Falling		100		V	
I _{SHORT}	Short-Circuit Current	V _{BAT} < V _{SHORT}	30	40	50	mA	
т	Thermal Shutdown Threshold ⁽⁴⁾	T _J Rising		165		℃	
T _{SHUTDWN}	Hysteresis ⁽⁴⁾	T _J Falling	6	10			
T_{CF}	Thermal Regulation Threshold ⁽⁴⁾	Charge Current Reduction Begins		120		°C	
t _{INT}	Detection Interval			2.1		S	
t _{32SEC}	32-Second Timer ⁽⁵⁾	32-Second Mode	21.0		31.5	S	
t _{15MIN}	15-Minute Timer	15-Minute Mode	12.0	13.5	15.0	min	
Δt_{LF}	Low Frequency Timer Accuracy	Charger Inactive	-25		25	%	

Notes:

2. Refers to negative inductor current. At lower battery charging current, of about 20 mA, non-synchronous switching operation commences.

3. Q2 and Q6 always turn on for »60 ns and then turn off if the current is below I_{SYNC}.

4. Guaranteed by design.

5. This tolerance applies to all timers on the IC, including soft-start and deglitching timers.

I²C Timing Specifications

Guaranteed by design.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Uni	
		Standard Mode			100		
,		Fast Mode			400		
f _{SCL}	SCL Clock Frequency	High-Speed Mode, C _B ≤ 100 pF			3400	kHz	
		High-Speed Mode, C _B ≤ 400 pF			1700		
	Bus-Free Time between STOP	Standard Mode		4.7			
t _{BUF}	and START Conditions	Fast Mode		1.3		μs	
		Standard Mode		4		μs	
t _{HD;STA}	START or Repeated START Hold Time	Fast Mode		600		ns	
		High-Speed Mode		160		ns	
		Standard Mode		4.7		μS	
		Fast Mode		1.3		μS	
t _{LOW}	SCL LOW Period	High-Speed Mode, $C_B \leq 100 \text{ pF}$		160		ns	
		High-Speed Mode, $C_B \le 400 \text{ pF}$		320		ns	
		Standard Mode		4		με	
		Fast Mode		600		ns	
t _{HIGH}	SCL HIGH Period	High-Speed Mode, $C_B \leq 100 \text{ pF}$		60		ns	
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		120		ns	
t _{SU:STA} R		Standard Mode		4.7		μ	
	Repeated START Setup Time	Fast Mode		600		ns	
50,51A		High-Speed Mode		160		ns	
		Standard Mode		250		ns	
t _{su;dat}	Data Setup Time	Fast Mode		100			
USU;DAT		High-Speed Mode		100			
-		Standard Mode	0	10	3.45		
		Fast Mode				μ	
t _{HD;DAT}	Data Hold Time		0		900	ns	
		High-Speed Mode, $C_B \le 100 \text{ pF}$	0		70	ns	
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	0	10	150	ns	
		Standard Mode		0.1C _B	1000		
t _{RCL}	SCL Rise Time	Fast Mode	20+0	0.1C _B	300 80	n	
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		10		4	
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	20.1	20	160		
		Standard Mode		0.1C _B	300		
t _{FCL}	SCL Fall Time	Fast Mode	20+0	0.1C _B	300	ns	
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	40	-	
		High-Speed Mode, $C_B \leq 400 \text{ pF}$	00.1	20	80		
	SDA Rise Time	Standard Mode	-	0.1C _B	1000		
t _{RDA}	Rise Time of SCL after a Repeated START Condition	Fast Mode	20+().1C _B	300	ns	
t _{RCL1}	and after ACK Bit	High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80		
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		20	160		


Continued on the following page...


I²C Timing Specifications

Guaranteed by design.


Symbol	Parameter	Conditions		Тур.	Max.	Unit
t _{FDA}	SDA Fall Time	Standard Mode	20+0.1C _B		300	
		Fast Mode	20+0.1C _B		300	
		High-Speed Mode, $C_B \leq 100 \text{ pF}$		10	80	ns
		High-Speed Mode, $C_B \leq 400 \text{ pF}$		20	160	
		Standard Mode		4		μS
t _{SU;STO}	Stop Condition Setup Time	Fast Mode		600		ns
		High-Speed Mode		160		ns
CB	Capacitive Load for SDA, SCL				400	pF







FAN54300 ----USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG Boost Regulator





Unless otherwise specified, circuit of Figure 1, V_{OREG} = 4.2 V, V_{IN} = 5.0 V, and T_A =25°C.




Figure 20. Charger Efficiency, IoCHARGE=950 mA





Figure 21. Charger Efficiency, IocHARGE=1550 mA



0 2.0 2.5 3.0 3.5 4.0 4.5 Battery Voltage, VBAT (V)

Figure 22. V_{IN} Current in High-Impedance Mode, V_{BAT}=3.6 V

Figure 23. Battery Current in High-Impedance Mode, VBUS=Open, V_{IN}=Open

-30C

+25C

+85C

5.0


15


12


9

6


3








© 2010 Fairchild Semiconductor Corporation FAN54300 • Rev. 1.0.4



21

© 2010 Fairchild Semiconductor Corporation

FAN54300 • Rev. 1.0.4



Downloaded from Arrow.com.

Circuit Description / Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

The FAN54300 combines two highly integrated synchronous buck regulators for charging from two separate power sources. The IC also includes a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

In addition to its USB (VBUS) input, the FAN54300 allows a second power source (VIN) to be used for charging. This input source is typically a "wall wart" and can be up to 9.5 V input.

The FAN54300 has three operating modes:

Charge Mode:

Charges a single-cell Li-lon or Li-polymer battery.

Boost Mode:

Provides 5 V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.

High-Impedance Mode:

Both the boost and charging circuits are off in this mode. Current flow from PWRIN (the charging power source) to the battery, or from the battery to PWRIN, are blocked in this mode. This mode consumes very little current from PWRIN or the battery.

When the IC is charging the battery from VIN, the boost regulator may be simultaneously enabled to supply 5 V for OTG peripherals.

Charge Mode

In Charge Mode, FAN54300 employs five regulation loops:

- 1. VBUS input current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the I²C interface
- Charging current: Limits the maximum charging current. This current is sensed using an external R_{SENSE} resistor.
- 3. Charge voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance and R_{SENSE} works in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R_{SENSE} drops below the I_{TERM} threshold.
- Temperature: If the IC's junction temperature reaches 120°C, charge current is continuously reduced until the IC's temperature stabilizes at 120°C.
- An additional loop limits the amount of drop on VBUS or VIN to a programmable voltage (V_{SP}) to accommodate current-limited wall chargers.

Input Source Selection

The FAN54300 selects the power source (PWRIN) for charging according to the following criteria.

Table 3. PWRIN: Charging Power Input Source Selection

V _{IN}	V _{BUS}	PWRIN
VALID	INVALID	V _{IN}
INVALID	VALID	V _{BUS}
VALID	VALID	V _{IN}

If charging is in progress with V_{BUS} and V_{IN} becomes valid, charging from VBUS stops and charging continues from V_{IN}. Charging stops if HZ_VIN is set when V_{IN} becomes valid while charging with V_{BUS}.

If VIN and VBUS are both connected and t_{15MIN} expires, both CE# bits are set. To reinitiate t_{15MIN} charging (autocharge) with a weak battery, both power sources must be unplugged, then a valid power source plugged in. If only one of the two connected sources are removed then connected with a weak battery, both CE# bits remain set.

Fault Reporting and Register Reset

All faults that occur during charging or boost are reported only in the STATUS register (R0) associated with the active charging source at the time of the fault. Any register reset that occurs due to t_{32SEC} overflow resets only the associated with the active charging source.

For example: Assume the IC is charging in 32-Second Mode with V_{IN} as a source. The processor stops setting TMR_RST, so t_{32SEC} expires. The IC then resets only the _V registers and goes into 15-Minute Mode charging with V_{IN}. A timer fault is enunciated, but reported in the CONTROL0_V register. CONTROL0_U is unaffected by this event. When the t_{15MIN} timer expires, the IC sets the CE#_V bit, but leaves the CE#_U bit unchanged.

Battery Charging Curve

If the battery voltage is below V_{SHORT}, a linear current source "pre-charges" the battery until V_{BAT} reaches V_{SHORT}. The PWM charging circuits are then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN54300 is designed to work with a current-limited input source at PWRIN. During the current regulation phase of charging, PWRIN current limitations or the programmed charging current limit the amount of current available to charge the battery and power the system. The effect of input power limitations on I_{CHARGE} can be seen in Figure 47.




Figure 46. Charge Curve when PWRIN Limitations Don't Limit I_{CHARGE}




Figure 47. Charge Curve when PWRIN Limits I_{CHARGE}

PWRIN limitations are controlled either by:

- IBUSLIM: These bits set the maximum amount of current that the charger draws from VBUS; OR
- SP CHARGER: For power-limited chargers. the FAN54300 limits current draw when the charging source drops to the voltage programmed by the SP_CHARGER bits. This allows "travel adapters" to be accommodated without host software overhead. The SP_CHARGER control loop applies to both VIN and VBUS.

Assuming VOREG is programmed to the cell's fully charged "float" voltage, the current the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to VOREG declines and the charger enters the voltage regulation phase of charging. When the current declines to the programmed ITERM value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit.

Charger Programmability

Throughout this document, any parameter that ends in "U" applies when charging from $V_{\mbox{\scriptsize BUS}}$ and any parameter ending in "V" applies when charging from VIN. Parameters set with slave address D6 are applied when charging from V_{BUS}. Parameters set with slave address D4 are applied when charging from VIN.

The following charging and input power control parameters can be programmed by the host through I^2C .

Table 4. Programmable Charging Parameters

-			
Parameter	Charging Source	Name	Register
Output Voltage Regulation	Either	OREG	REG2[7:2]
Battery Charging	V _{BUS}	ICHGU	REG4[6:4]
Current Limit	V _{IN}	ICHGV	REG4[6:3]
Input Current Limit	V _{BUS}	IBUSLIM	REG1[7:6]
Charge Termination Limit	Either	ITERM	REG4[2:0]
Special Charger Minimum Voltage	Either	VSP	REG5[2:0]

The charger output or "float" voltage can be programmed by the OREG bits from 3.5 V to 4.44 V in 20 mV increments.

Table 5. OREG Bits (REG2 [7:2]) vs. Charger Vout (V_{OREG}) Float Voltage

(+ OKL0) + +					
Decimal	Hex	VOREG	Decimal	Hex	VOREG
0	00	3.50	32	20	4.14
1	01	3.52	33	21	4.16
2	02	3.54	34	22	4.18
3	03	3.56	35	23	4.20
4	04	3.58	36	24	4.22
5	05	3.60	37	25	4.24
6	06	3.62	38	26	4.26
7	07	3.64	39	27	4.28
8	08	3.66	40	28	4.30
9	09	3.68	41	29	4.32
10	0A	3.70	42	2A	4.34
11	0B	3.72	43	2B	4.36
12	0C	3.74	44	2C	4.38
13	0D	3.76	45	2D	4.40
14	0E	3.78	46	2E	4.42
15	0F	3.80	47	2F	4.44
16	10	3.82	48	30	4.44
17	11	3.84	49	31	4.44
18	12	3.86	50	32	4.44
19	13	3.88	51	33	4.44
20	14	3.90	52	34	4.44
21	15	3.92	53	35	4.44
22	16	3.94	54	36	4.44
23	17	3.96	55	37	4.44
24	18	3.98	56	38	4.44
25	19	4.00	57	39	4.44
26	1A	4.02	58	ЗA	4.44
27	1B	4.04	59	3B	4.44
28	1C	4.06	60	3C	4.44
29	1D	4.08	61	3D	4.44
30	1E	4.10	62	3E	4.44
31	1F	4.12	63	3F	4.44
Note:					

Note:

6. All register default settings are noted by **bold typeface**.

(see Figure 48)

Charge Initiation

A new charge cycle begins when one of the following occurs:

- The battery voltage falls below V_{OREG} V_{RCH}
- A power source is connected (PWRIN POR) and battery voltage is below the weak-battery threshold (V_{LOWV}).
- CE# and HZ_MODE are both cleared, after having been set, and a power source is connected.

Charge Current Limit

The default charge current is limited by the IOLEVEL bit (REG5[5]). When this bit is set (default), charge current is limited to 325 mA (22.1 mV across R_{SENSE}) and the ICHG bits are ignored. Resetting IOLEVEL allows the ICHG bits to control the battery charge current limit.

Any attempt to write a value higher than 10 (0AH) results in a value of 10 (0AH) written to the ICHGV bits (see Table 24).

Charge Termination Current Limit

Current charge termination is enabled when TE (REG1[3]) = 1. The current level is control by the ITERM bits (REG4[2:0].

PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. A cycle-by-cycle current limit of nominally 2.3 A, sensed through Q1, is used to terminate t_{ON} . The synchronous rectifier, Q2, also has a current limit that turns off Q2 at 160mA to prevent current flow from the battery.

When the charge current drops below ~20 mA; the IC runs in Asynchronous Mode, which prevents reverse current from pumping up the input source.

Safety Timer (see Figure 52)

At the beginning of the charging process, the IC starts the 15-minute timer (t_{15MIN}). When this timer expires, charging is terminated and the CE# bit is set. Writing to any register through I²C stops the t_{15MIN} timer, which, in turn, starts a 32-second timer (t_{32SEC}). Setting the TMR_RST bit (REG0[1]) resets the t_{32SEC} timer. If the t_{32SEC} timer times out, all registers (except SAFETY) are set to their default values, a Timer Fault (110) is reported in the fault register, and charging resumes using the default values with the t_{15MIN} timer running.

Since there is only one t_{32SEC} timer on the IC, writing to either TMR_RST bit in either CONTROL0_U or CONTROL0_V resets the timer. The t_{32SEC} timer starts with an I²C WRITE to either slave address. Timer faults are reported in both U and V registers. A t_{32SEC} fault resets U and V registers 1 – 5.

Normally, charging is controlled by the host with the t_{32SEC} timer running to ensure that the host is active. Charging with the t_{15MIN} timer running is used for charging that is unattended by the host, which would occur when V_{BAT} is insufficient to power the host processor. If the 15-minute timer expires, the IC turns off the charger and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This prevents overcharge if the host fails to reset the t_{32SEC} timer. The CE# bit is set in the registers where the power sources are connected. For example, if VIN and VBUS are both connected when the t_{15MIN} timer expires, CE#_V and CE_U are both set.

Reset Bit

Setting the RESET bit (Reg4[7]) resets all registers for the slave address used to set the RESET bit. When the RESET bit is set, the t_{32SEC} timer is reset and stopped, charging stops and the IC goes to Charge Configuration Mode (see Figure 50). If V_{BAT} < V_{OREG}, charging begins in 15-Minute Mode 262 ms after the RESET bit is set.

PWRIN Validation, Notification, and Non-Compliant Power Source Rejection

Whenever either VBUS_CON or VIN_CON bits have been set, the STAT pin pulses to notify the host processor of a change in status on the input power supply.

Before attempting to charge, the IC attempts to validate its input source by loading the appropriate source with 110 Ω to ensure that the source stays between 4.4 V and VIN_{OVP} for 32 ms. If the input source fails validation, STAT enunciates a fault and the fault bits are set according to the condition of the input source (OVP or poor input source). The PWRIN validation sequence always occurs before charging is initiated or re-initiated (for example, after a PWRIN OVP fault, a V_{RCH} recharge initiation, or resetting the HZ bit). The 32 ms validation time ensures that unfiltered 50/60 Hz chargers and other non-compliant chargers are rejected.

2.5 V Regulator Operation

When the VIN_CON bit is set, indicating that the VIN power source has been plugged in, the V2V5 regulator is enabled.

USB-Friendly Boot Sequence

At PWRIN POR, when the battery voltage is above the weak-battery threshold (V_{LOW}), the IC goes into Charge Configuration Mode unless the t_{32SEC} timer is enabled by an I²C write. In that case, the IC begins to charge with the existing register settings.

If V_{BAT} < V_{LOW}, the IC goes into Charge Configuration Mode if the t_{32SEC} timer is not enabled. If V_{BAT} < V_{OREG}, the registers reset and charging begins in 15-Minute Mode. During 15-Minute Mode, the charger uses an input current limit controlled by the OTG pin when charging from VBUS (100mA if OTG is LOW and 500mA if OTG is HIGH).

Even if charging from VIN, the charging current is limited to 325 mA (22.14 mV across 68m Ω) after the registers are reset. This feature can revive a cell whose voltage is too low for reliable host operation until the battery has sufficient charge for the host to boot up and set charge parameters. Charging continues in the absence of host communication even after the battery has reached V_{OREG}, with a default value of 3.54 V, and the charger remains active until t_{15MIN} times out.

Once the host processor begins writing to the IC, charging parameters are set by the host, which must continually reset the t_{32SEC} timer to continue charging using programmed charging parameters. If t_{32SEC} times out, the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed, and charging continues with default charge parameters.


At PWRIN POR, if V_{BAT} < V_{LOW} and HZ or CE# were set previously, the IC goes into HZ state, which causes the registers to reset, clearing the HZ and CE# bits when t_{32SEC} expires and beginning t_{15MIN} charging unless the host processor sets the TMR_RST bit.


VBUS Current Limiting

To minimize charging time without overloading VBUS's current limitations, the IC's VBUS current limit can be programmed with the IBUSLIM bits (REG1[7:6]).

Operational Flow Charts

The OTG pin establishes the VBUS current limit during 15-Minute Mode charging.





© 2010 Fairchild Semiconductor Corporation FAN54300 • Rev. 1.0.4




Figure 52. Timer Flow Chart

Special Charger

The IC limits input current in case a current-limited charger is supplying V_{BUS} or $V_{\text{IN}}.$ The IC slowly increases the charging current until either:

- I_{BUSLIM} or I_{CHARGE} is reached; or
- V_{PWRIN} = V_{SP} where V_{PWRIN} is the selected input power source (see Table 4).

If V_{PWRIN} collapses to V_{SP} when current is ramping up, the IC charges with an input current that keeps V_{PWRIN} = V_{SP}. When the V_{SP} control loop is limiting the charge current, the SP bit (REG5[4]) is set. V_{SP} default value is 4.53 V, but it can be programmed by REG5[2:0].

Safety Settings

A SAFETY register (REG6) prevents the values in OREG (REG2[7:2]) and ICHG (REG4[6:3]) from exceeding the values of the VSAFE and ISAFE values.

After V_{BAT} rises above V_{SHORT}, the SAFETY register is loaded with its default value and may be written only before any other register is written. After writing to any other register, the SAFETY register is locked until V_{BAT} falls below V_{SHORT}. The SAFETY register is reset whenever the SRST pin is LOW.

ISAFE and VSAFE establish values that limit the maximum values of ICHG and OREG used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or ICHG, respectively; the VSAFE, ISAFE value appears as the OREG, ICHG register value, respectively.

For the SAFETY_U register, any attempt to write an ISAFE value higher than 10 (0AH) results in a value of 10 being written to the ISAFE bits. See Table 21 for VSAFE values and Table 20 and Table 26 for ISAFE values.

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{CF} (about 120°C) the charger reduces its output current to prevent overheating. If the temperature continues to increase, the current is reduced to 0 when the junction is 10°C above T_{CF} . If the temperature increases beyond $T_{SHUTDOWN}$, charging is suspended, the FAULT bits are set to 101, and SAT is pulsed. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes after the die cools to about 10°C below $T_{SHUTDOWN}$.

Charge Mode Input Supply Protection

Sleep Mode

When V_{BUS} and V_{IN} are both below $V_{\text{BAT}},$ the IC enters Sleep Mode. To prevent the battery from discharging into VBUS, reverse current is prevented by body switching Q1 when PMID1 falls below $V_{\text{BAT}}.$

Similarly, when V_{IN} falls below $V_{\text{BAT}},$ Q4 turns off, blocking battery current flow into VIN.

Input Supply Low-Voltage Detection

The IC continuously monitors V_{PWRIN} during charging. If the input voltage for the active charging source falls below 3.7 V, the IC terminates charging, pulses the STAT pin, sets STAT bits to 11, and sets the FAULT bits to 011 for the appropriate input source.

If the power source recovers above the V_{IN(MIN)} rising threshold after timer t_{INT} (about two seconds), the charging process is repeated. This prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or an OTG device with low current capability.

Input Over-Voltage Detection

When V_{BUS} exceeds its OVP threshold, the IC:

- 1. Turns off Q3;
- 2. Suspends charging from V_{BUS}; and
- 3. Sets the FAULTU bits to 001, STATU bits to 11, and pulses the STAT pin.

When V_{BUS} falls to about 150 mV below VBUS_{OVP}, the fault is cleared, and charging resumes after V_{BUS} is revalidated.

If VIN exceeds its OVP threshold, the IC:

- 1. Turns off Q4;
- 2. Suspends charging from V_{IN} ; and
- 3. Sets the FAULTV bits to 001, STATV bits to 11, and pulses the STAT pin.

Charge Mode Battery Detection & Protection

VBAT Over-Voltage Protection

The OREG voltage regulation loop prevents V_{BAT} from overshooting the OREG voltage by more than 50 mV when the battery is removed. When the PWM charger is running with no battery, the TE bit is not set, and a battery is inserted that's charged to a voltage higher than V_{OREG} ; PWM pulses stop. If no further pulses occur for 30 ms, the IC sets the FAULT bits to 100, STAT bits to 11, and pulses the STAT pin.

Battery Detection During Charging

The IC can detect presence, absence, or removal of a battery. During normal charging, once V_{BAT} is greater than $V_{OREG}-V_{RCH}$ and the termination charge current is detected; the IC terminates charging and sets the STAT bits to 10. It then turns on a discharge current, I_{DETECT} , for t_{DETECT} . If V_{BAT} is still above $V_{OREG}-V_{RCH}$, the battery is present and the IC sets the FAULT bits to 000. If V_{BAT} is below $V_{OREG}-V_{RCH}$, the battery is absent and the IC:

- 1. Sets the registers to their default values;
- 2. Sets the FAULT bits to 111; and
- 3. Resumes charging with default values after delay t_{INT}.

Battery Detection During Power-up

At PWRIN POR, if the charger is in 15-Minute Mode (no I^2C writes from the host detected), the IC starts a 32 ms timer when V_{BAT} crosses V_{SHORT} and starts PWM charging. If V_{BAT} exceeds 3.7 V within a 32 ms period, the IC determines that the battery is not present and:

- 1. Enters Charge Configuration Mode;
- 2. Sets the FAULT bits to 111 (no battery) and resets the SAFETY registers; and
- 3. Disables auto-charging until the next PWRIN POR.

Battery Short-Circuit Protection

If the battery voltage is below the short-circuit threshold (V_{SHORT}); a linear current source, I_{SHORT}, supplies VBAT until V_{BAT} > V_{SHORT}.

Charger Status / Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt-driven systems. When a fault condition occurs, the STAT pin pulses LOW for 125 μ s. If a new fault replaces the prior fault, STAT issues a new pulse.

The FAULT bits (R0[2:0]) indicate the type of fault in Charge Mode (see Table 14). FAULT bits return to 000 once R0 is read if the fault condition has cleared.

Charge Mode Control Bits

When set, the HZ_VBUS and HZ_VIN bits prevent charging from the VBUS or VIN input sources, respectively. The DIS pin prevents all charging when set, regardless of the state of the HZ bits.

Table 6. DIS Pin and HZ Bit Functionality

Charging	DIS PIN	HZ
ENABLE	0	0
DISABLE	Х	1
DISABLE	1	X

Boost Mode

Boost Mode can be enabled when the IC is in 32-Second Mode (host sets TMR_RST before the t_{32SEC} expired) with the OTG pin and OPA_MODE bits as indicated in Table 7. The OTG ACTIVE state is 1 if OTG_PL =1, and 0 when OTG_PL =0.

If boost is active using the OTG pin, boost mode is initiated even if the HZ_VBUS = 1. The HZ_VBUS bit overrides the OPA_MODE bit.

Table 7. Enabling Boost

OTG_E N	OTG PIN	HZ_VBU S	OPA_MOD E	BOOS T
1	ACTIVE	Х	Х	Enabled
1	Х	0	1	Enabled
1	ACTIVE	0	0	Disabled
1	ACTIVE	Х	0	Disabled
0	Х	1	Х	Disabled

To remain in Boost Mode, the TMR_RST bit must be set by the host before the t_{32SEC} timer expires. If t_{32SEC} times out in Boost Mode; the IC reverts to High-Impedance Mode, pulses the STAT pin, sets the FAULT bits to 110, and resets the BOOST bit. POR or USB activity clears the fault condition.

The IC can operate its boost regulator while simultaneously charging from VIN. If the IC is charging from VIN when the boost regulator is enabled, charging pauses until the boost soft-start has completed.

Boost PWM Control

The IC uses a minimum on-time, and computed minimum offtime, to regulate V_{BUS} . The computed off-time is designed to keep the switching frequency constant near 3 MHz when the regulator's inductor current is continuous (CCM).

The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During CCM Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen in Figure 34.




Figure 53. Output Resistance (ROUT)

 V_{BUS} as a function of I_{LOAD} can be computed when the regulator is in PWM Mode (continuous conduction) as:

$$V_{BUS} = 5.05 - R_{OUT} \bullet I_{IOAD}$$
 EQ. 1

At 3.6 V_{BAT} and I_{LOAD} = 300 mA, V_{BUS} would droop to about:

$$V_{BUS} = 5.05 - 0.32 \cdot 0.3 = 4.95V$$
 EQ. 2

At 2.7 V_{BAT} , with $I_{LOAD} = 200 \text{ mA}$, V_{BUS} would droop to about:

$$V_{BUS} = 5.05 - 0.45 \cdot 0.2 - 4.96V$$
 EQ. 3

Pulse Frequency Modulated (PFM) Mode

If V_{BUS} > VREF_{BOOST} (nominally 5.05 V) when the minimum off time has ended, the regulator enters PFM Mode. Boost pulses are inhibited until V_{BUS} < VREF_{BOOST}. The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. The regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.05 V in PFM Mode. Since PFM voltage ripple is typically 20 mV_{P-P}, VBUS_(PFM) is nominally 5.06 V.

Table 8. Boost PWM Operating States

State	Description	Invoked When:
SCHK	Short-Circuit Check	$V_{BAT} > V_{BUS}$ and $V_{BUS} < 1V$
LIN1	Linear Startup	$V_{BAT} > 1V$
SS	Boost Soft-Start	$V_{BUS} < V_{BST}$
BST	Boost Operating Mode	V _{BAT} > V _{UVLO} and SS completed

Shutdown State

When the boost regulator is shut down, Q3 is off, preventing current flow from VBAT to VBUS. Q1 is also off, which prevents current flow from VBUS to VBAT.

SCHK State

The SCHK state turns on a switch with an on-resistance of about 120 Ω from VBAT to VBUS and waits for V_{BUS} to rise to about 1 V before proceeding with boost soft-start. This prevents high current drain from the battery, which could occur if Q3 is turned on into a short circuit. If V_{BUS} fails to rise above 1 V within 8 ms, a boost overload fault is enunciated.

LIN1 State

A portion of Q3 is turned on (on-resistance = 1 Ω) to charge V_{BUS} from 1V to V_{PMID1}. V_{PMID1} is about 0.7 V below V_{BAT}. This state ends when V_{PMID1} - V_{BUS} < 0.4 V. If V_{BUS} fails to achieve V_{PMID1} - 0.4 V within 512 μ s, a boost overload fault is enunciated.

SS State

When $V_{\text{BUS}} > V_{\text{PMID1}} - 0.4 \text{ V}$, the boost regulator begins switching. The output slews up until V_{BUS} is within 10% of its setpoint; at which time, the regulation loop is closed and the boost reference is digitally stepped to 5.07 V.

If the output fails to achieve 90% of its setpoint (V_{BST}) within 512 μ s, a boost overload fault is enunciated.

BST State

This is the normal operating mode of the regulator.

Thermal

If the die temperature reaches 120°C while the boost and charger are both operating, charging stops for at least 10 ms, then resumes when the die temperature falls below 120°C.

Boost Fault States

A BOOST fault is enunciated by the STAT pin pulsing and FAULT status bits under any of the following conditions.

Table 9. Fault Status Bits during Boost Mode

Fault Bit		Bit	Fault Description
B2	B1	В0	Fault Description
0	0	0	Normal (no fault)
0	0	1	V _{BUS} > VBUS _{OVP}
0	1	0	V_{BUS} fails to achieve the voltage required to advance to the next state during soft-start or sustained (>32 ms) current limit during the BST state.
0	1	1	V _{BAT} < UVLO _{BST}
1	0	0	N/A: This code will not appear
1	0	1	Thermal shutdown
1	1	0	Timer fault
1	1	1	N/A: This code will not appear

Once a fault is triggered, the OPA_MODE bit is reset.

If the boost was started by setting the OTG pin and OTG_EN bits, the boost attempts to restart after a fault following a "cool-off" time of 128 ms.

VREF

The VREF pin provides bias current to the charging circuit while VIN is the power source. This pin follows PMID2, but its voltage is limited to 5.8 V. Up to 5 mA of current can be drawn from the VREF pin to power external devices.

LED Control

An LED driver provides a constant current to drive the anode of a charge indicator LED. The LED flashes during charging. The LED_CONTROL register provides control of the LED driver and can be programmed to flash the LED when charging is disabled.

LED_CONTROL is reset whenever the IC begins charging in 15-Minute Mode. This occurs after VBUS or VIN POR with a weak battery when t_{32SEC} is not running or when t_{32SEC} expires.

Recommended PCB Layout

To limit the high-voltage excursions and stresses on the chargers' internal switching MOSFETs, it is critical to limit the total loop length from PMID back to the GND return, including the length of the CMID bypass capacitors. The layout below achieves this goal.




Figure 54. Recommended Layout for High-Current Charging, Using 2520 Inductors

I²C Interface

The serial interface is compatible with Standard, Fast, Fast Plus, and High-Speed Modes per the I²C-Bus® specifications. The SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

Bus Timing

As shown in Figure 55, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.






Figure 55. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 56.



A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 57.



© 2010 Fairchild Semiconductor Corporation FAN54300 • Rev. 1.0.4

During a read from the FAN54300 (see Figure 60), the master issues a "REPEATED START" after sending the register address and before resending the slave address. The REPEATED START is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 58.

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical, except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a START condition. The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock). Slaves do not ACK this transmission.

The master then generates a REPEATED START condition (see Figure 58) that causes all slaves on the bus to switch to HS Mode. The master then sends I²C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a stop bit (Figure 57) is sent by the master. While in HS Mode, packets are separated by REPEATED START conditions (Figure 58).




Figure 58. Repeated Start Timing

Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet,

Slave Drives Bus Master Drives Bus and defined as

All addresses and data are MSB first.

Table 10. Bit Definitions for Figure 59 and Figure 60

Symbol	Definition
S	START, see Figure 56.
А	ACK. The slave drives SDA to 0 to acknowledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.
R	Repeated START, see Figure 58
Р	STOP, see Figure 57.

Register Descriptions

Table 11. I²C Slave Address

Hex	7	6	5	4	3	2	1	0	
D4	1	1	0	1	0	1	0	R/W	VIN Charger
D6	1	1	0	1	0	1	1	R/\overline{W}	USB Charger

Table 12. I²C Register Address

Table 121 Te Regiete											
Name	Register Address	Slave Address	Affects	7	6	5	4	3	2	1	0
CONTROL0_U	0	D6	USB	0	0	0	0	0	0	0	0
CONTROL1_U	1	D6	USB	0	0	0	0	0	0	0	1
OREG_U	2	D6	USB	0	0	0	0	0	0	1	0
IC_INFO_U	3	D6	Both	0	0	0	0	0	0	1	1
IBAT_U	4	D6	USB	0	0	0	0	0	1	0	0
SP_CHARGER_U	5	D6	USB	0	0	0	0	0	1	0	1
SAFE_U	6	D6	USB	0	0	0	0	0	1	1	0
CONTROL0_V	0	D4	VIN	0	0	0	0	0	0	0	0
CONTROL1_V	1	D4	VIN	0	0	0	0	0	0	0	1
OREG_V	2	D4	VIN	0	0	0	0	0	0	1	0
IC_INFO_V	3	D4	Both	0	0	0	0	0	0	1	1
IBAT_V	4	D4	VIN	0	0	0	0	0	1	0	0
SP_CHARGER_V	5	D4	VIN	0	0	0	0	0	1	0	1
SAFE_V	6	D4	VIN	0	0	0	0	0	1	1	0
LED_CONTROL	7	D4/D6	Both	0	0	0	0	0	1	1	1
CHARGE_STATUS	8	D4/D6	Both	0	0	0	0	1	0	0	0
INPUT_STATUS	9	D4/D6	Both	0	0	0	0	1	0	0	1
DIE_REV	14	D4/D6	Both	0	0	0	1	0	1	0	0

Bit	Name	Туре					D	escription				
COI	NTROL0_U					Reg Addr: 0		Slave Addr: D6 Default = x	1xx xxxx			
7	TMR_RST	W	Writi	ing a	a 1 r	esets the t _{32SEC} timer. Writi	ng a 0 l					
1	OTG	R	Retu	Returns the OTG pin level (1 = OTG pin HIGH)								
6	EN_STU	R/W	0: 1:			oin does not go LOW when pin function is enabled.	chargin	g from USB source.				
					•	r status JSB Charger Status Bits						
E . A		R		00 Normal (no fault) / Ready								
5:4	STAT_U	к	01 Charge in progress from USB source									
			_	10 Charge done								
				11		USB charger fault						
3	BOOST	R	0: 1:			oost is not active. oost is active.						
						JSB Charger and OTG Boos JSB Fault Bits	st Fault	S				
				Bits		Charger Mede		Poost Mode				
			2	Bits 1	0	Charger Mode		Boost Mode				
						Charger Mode Normal (no fault)	Norm	Boost Mode				
0.0		ſ	2	1	0							
2:0	FAULT_U	R	2 0	1 0	0 0	Normal (no fault)	V _{BUS} :	al (no fault)				
2:0	FAULT_U	R	2 0	1 0 0	0 0 1	Normal (no fault) V _{BUS} > VBUS _{OVP}	V _{BUS} : Boost	al (no fault) > VBUS _{OVP}				
2:0	FAULT_U	R	2 0 0	1 0 0 1	0 0 1	Normal (no fault) V _{BUS} > VBUS _{OVP} Sleep Mode: V _{BUS} < V _{BAT}	V _{BUS} > Boost V _{BAT} <	al (no fault) > VBUS _{OVP} overload				
2:0	FAULT_U	R	2 0 0 0 0	1 0 1 1	0 1 0 1	Normal (no fault) V _{BUS} > VBUS _{OVP} Sleep Mode: V _{BUS} < V _{BAT} Poor USB input source	V _{BUS} : Boost V _{BAT} < N/A: 1	al (no fault) > VBUS _{OVP} overload < UVLO _{BST}				
2:0	FAULT_U	R	2 0 0 0 0 1	1 0 1 1 0	0 1 0 1 0	Normal (no fault) V _{BUS} > VBUS _{OVP} Sleep Mode: V _{BUS} < V _{BAT} Poor USB input source Battery OVP	V _{BUS} : Boost V _{BAT} < N/A: 1	al (no fault) > VBUS _{OVP} overload < UVLO _{BST} This code will not appear hal shutdown				

Note:

7. Default values are in **bold** text.

Bit	Name	Туре	Description
COI	NTROL1_U		Reg Addr:1Slave Addr:D6Default = 0011 0000
			USB bus current limit
			Table 15. IBUSLIM: USB bus current limit
			[7:6] IBUS Current Limit
7:6	IBUSLIM	R/W	00 100 mA
			01 500 mA
			10 800 mA
			11 No limit
			Weak Battery Threshold. This register determines V_{LOWV} threshold when V_{BUS} is charging.
			Table 16. V _{Lowv} : Weak Battery Threshold
	VLOWV_U R/W		[5:4] IBUS Current Limit
5:4			00 3.4 V
			01 3.5 V
			10 3.6 V
			11 3.7 V
3	TE_U	R/W	0: Charge termination is disabled when charging from USB.
Ũ	0		1: Charge termination is enabled for USB charging.
2	CE# 11	R/W	0: USB charger is enabled.
2	CE#_U	R/W	 USB charger is enabled. 1: USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging.
2		R/W	 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode.
	HZ_U		 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode.
	HZ_U OPA_		 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode. Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH.
1	HZ_U OPA_ MODE	R/W	 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode. Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. Boost Mode enabled unless HZ_U is set.
1 0 ORI	HZ_U OPA_ MODE EG_U	R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010
1	HZ_U OPA_ MODE	R/W	 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode. Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. Boost Mode enabled unless HZ_U is set.
1 0 0RI 7:2	HZ_U OPA_ MODE EG_U OREGU	R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW.
1 0 ORI	HZ_U OPA_ MODE EG_U	R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin is active HIGH.
1 0 0RI 7:2	HZ_U OPA_ MODE EG_U OREGU	R/W R/W R/W	 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode. USB charger is in High-Impedance Mode. Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). OTG pin is active LOW. OTG pin does not enable boost when HIGH.
1 0 0RI 7:2 1 0	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN	R/W R/W R/W	 USB charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging. USB charger is not in High-Impedance Mode. USB charger is in High-Impedance Mode. USB charger is in High-Impedance Mode. Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) <i>(see Table 5)</i>. OTG pin is active LOW. OTG pin does not enable boost when HIGH. OTG pin enables boost when HIGH.
1 0 0RI 7:2 1 0 IC_I	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN NFO_U	R/W R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin is active HIGH. 0: OTG pin does not enable boost when HIGH. 1: OTG pin enables boost when HIGH. 1: OTG pin enables boost when HIGH.
1 0 7:2 1 0 IC_1 7:5	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN NFO_U VENDOR	R/W R/W R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin is active HIGH. 0: OTG pin does not enable boost when HIGH. 1: OTG pin enables boost when HIGH. 1: OTG pin as the supplier.
1 0 0RI 7:2 1 0 IC_I 7:5 4:3	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN NFO_U VENDOR PN_U	R/W R/W R/W R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin is active HIGH. 0: OTG pin does not enable boost when HIGH. 1: OTG pin enables boost when HIGH. 1: OTG pin enables boost when HIGH.
1 0 7:2 1 0 IC_I 7:5 4:3 2:0	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN NFO_U VENDOR PN_U REV	R/W R/W R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin does not enable boost when HIGH. 1: OTG pin enables boost when Sime enable with the set to the set
1 0 7:2 1 0 IC_I 7:5 4:3 2:0	HZ_U OPA_ MODE EG_U OREGU OTG_PL OTG_EN NFO_U VENDOR PN_U	R/W R/W R/W R/W R/W R/W	1: USB charger is disabled. This bit is set when t _{15MIN} expires, regardless of which input source is charging. 0: USB charger is not in High-Impedance Mode. 1: USB charger is in High-Impedance Mode. 0: Boost Mode disabled unless enabled with the OTG pin and OTG_EN HIGH. 1: Boost Mode enabled unless HZ_U is set. Reg Addr: 2 Slave Addr: D6 Default = 0000 1010 Charger output "float" voltage when charging from USB source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5). 0: OTG pin is active LOW. 1: OTG pin is active HIGH. 0: OTG pin does not enable boost when HIGH. 1: OTG pin enables boost when HIGH. 1: OTG pin en

Bit	Name	Туре							Descr	iption
IBAT	_U		•	Re	g Addr:	4			Slav	ve Addr: D6 Default = 0000 1001
7	RESETU	RESETU W Writing a 1 resets all regi (Reg6), to their defaults.								ave address D4, except the Safety register Read returns 0.
			Sets the	e maxi	mum ch	arge c	current (I _{CHARGE})	when c	charging from VBUS when IO_LEVELU = 0.
			Table [•]	17. l _o	HARGE a	s a F	unctio	n of th	e ICHG	BU Bits and R _{SENSE} Resistor Value
			BIN	HE	X V _{RSE}	NSE		. ,		
					(m)			$100 \text{m}\Omega$		
			000	00			550	374	704	
6:4	ICHGU	R/W	001	0			650	442	832	
0.1	101100	10,11	010	02			750	510	960	
			011	03			850	578	1088	
			100	04			950	646	1216	
			101	05			1,050	714	1344	
			110	00			1,150 1,250	782 850	1472 1600	
			111				<i>i</i>			
			Note the	at whe	en chargi	ng fro	m a US	B sourc	e, charg	ger current is limited to 1250 mA (R _{SENSE} = 68m
3	Reserved	R	This bit	return	is 1.					
			Table	18. l _o	HARGE T					n charging from VBUS if the TE bit is set. Function of ITERM bits and R _{SENSE}
			Resist	or Va	lue					
			BIN	HEX	V _{RSENSE} (mV)	l _{TER} 68mΩ	<mark>M (mA)</mark> 2 100mΩ	2		
	<u></u>		000	00	3.3	49	33			
2:0	ITERMU	R/W	001	01	6.6	97	66			
			010	02	9.9	146	99			
			011	03	13.2	194	132			
			100	04	16.5	243	165			
			101	05	19.8	291	198			
			110	06	23.1	340	231			
			110							

Bit	Name	Туре		Description
SP_	CHARGER_U	J	Reg Addr: 5	Slave Addr: D6 Default = 0x1x x100
7	Reserved	R	This bit returns 0.	
6	VBUS_CON	R	Mirror of INPUT_STATUS[5] (see	INPUT_STATUS register description)
5	IO_LEVEL	R/W		y IOCHARGE bits for charging from VBUS. voltage across R_{SENSE} for output current control is set to m Ω , 221 mA for 100 m Ω).
4	SPU	R	VBUS is not PWM charging.	Input power source is able to stay above V_{SP} . SPU = 0 when and controlling the charging current.
3	VIN_CON	R	Mirror of INPUT_STATUS[7] (see	INPUT_STATUS register description)

Bit	Name	Туре						Description
			Sets the selow this	special s voltag	charger co je, battery	ontrol I currer	loop referent nt is reduc	ence voltage when charging from V_{BUS} . If V_{BUS} fed until the input voltage is at or above V_{SP} .
			Table 19	9. Vsp (Special C	Charg	er Refer	ence Voltage
			DEC	BIN	V _{SP}	J		
			0	000	4.21			
2:0	VSPU	R/W	1	001	4.29			
			2	010	4.37			
			3	011	4.45			
			4	100	4.53			
			5	101 110	4.61 4.69			
			7	111	4.77			
SAF	E_U		Re	eg Add	r: 6			Slave Addr: D6 Default = 0100 0000
7	Reserved	R	This bit re	-				
_			Any atter ISAFEU.	npt to w	/rite a valu	ie to IC	CHGU hig	her than the contents of ISAFEU sets ICHGU =
			Table 20	0. USB	Chargin	ng I _{CH/}	ARGE Lim	it as a Function of the ISAFEU Bits
			BIN	HEX	V _{RSENSE}	I _{SAF}	_E (mA)]
					(mV)	68mΩ		
6:4	ISAFEU	R/W	000	00	37.4	550	374	
			001	01	44.2 51.0	650 750	442 510	
			010	03	57.8	850	578	
			100	04	64.6	950	646	
			101	05				
				05	71.4	1,050	714	
			110 111	06 07	78.2 85.0	1,150 1,250	782 850	
			110 111 Any atten (below) re	06 07 npt to w esults in	78.2 85.0 rrite a valu n OREGU	1,150 1,250 ie to O = Max	782 850 REGU that OREG.	-
			110 111 Any atten (below) ro Table 2 '	06 07 npt to w esults in	78.2 85.0 n OREGU G Limit a Max OR	1,150 1,250 ie to O = Max is a Fi	782 850 REGU that OREG. unction VOREG	-
			110 111 Any atter (below) ro Table 2' VBUS DEC	06 07 npt to w esults ir 1. V_{ORE} BIN	78.2 85.0 n OREGU G Limit a Max OR (REG2[7	1,150 1,250 = Max Is a Fi REG 7:2])	782 850 REGU that OREG. unction VOREG MAX	-
			110 111 Any atten (below) ro Table 2' VBUS	06 07 npt to w esults in 1. V_{ORE} BIN 0000	78.2 85.0 n OREGU G Limit a Max OR (REG2[7 10001	1,150 1,250 ie to O = Max is a F REG [7:2])	782 850 REGU that OREG. unction VOREG	-
			110 111 Any atter (below) ro Table 2' VBUS DEC 0	06 07 npt to w esults ir 1. V_{ORE} BIN	78.2 85.0 n OREGU G Limit a Max OR (REG2[7	1,150 1,250 ie to O = Max is a F REG 7:2]) 11	782 850 REGU that OREG. unction VOREG MAX 4.20	at is higher than the value in the Max. OREG co
			110 111 Any atter (below) ro Table 2' VBUS DEC 0 1	06 07 npt to w esults in 1. V_{ORE} BIN 0000 0001	78.2 85.0 Nrite a valu OREGU G Limit a Max OR (REG2[7 10001 10010	1,150 1,250 = Max as a F REG 7:2]) 11	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4	06 07 npt to w esults ir 1. V_{ORE} BIN 0000 0001 0010 0011 0100	78.2 85.0 Nrite a value OREGU G Limit a Max OR (REG2[7 10001 10010 10011 10011	1,150 1,250 = to O = Max Is a F REG 7:2]) L1 00 01 10 11	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.28	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5	06 07 npt to w esults ir 1. V_{ORE} BIN 0000 0001 0010 0011 0100 0101	78.2 85.0 rrite a valu o OREGU G Limit a (REG2[7 10001 10010 10011 10011 10011 10011	1,150 1,250 e to O = Max ns a F REG 7:2]) 11 00 01 10 11 00	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.28 4.30	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6	06 07 npt to w esults ir 1. V_{ORE} BIN 0000 0001 0010 0011 0100 0101 0101	78.2 85.0 rrite a valu o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10011 10011 10011 10011 10010	1,150 1,250 e to O = Max as a F REG 7:2]) 11 00 01 11 00 01	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.28 4.30 4.32	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5	06 07 npt to w esults ir 1. V_{ORE} BIN 0000 0001 0010 0011 0100 0101	78.2 85.0 rrite a value o OREGU as Limit a Max OR (REG2[7 10001 10010 10010 10011 10011 10010 10100 10100	1,150 1,250 1,250 e to O = Max as a F REG 7:2]) 11 00 01 11 10 11 10 11 10 11 10 11 10 10	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.28 4.30	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6 7	06 07 npt to w esults in 1. V _{ORE} BIN 0000 0001 0010 0011 0100 0101 0101 01	78.2 85.0 rrite a valu o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10011 10011 10011 10011 10010	1,150 1,250 1,150 1,	782 850 REGU that OREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.30 4.32 4.34	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6 7 8 9 10	06 07 npt to w esults in 1. V _{ORE} BIN 0000 0001 0010 0011 0100 0101 0111 1000 1001 1001	78.2 85.0 rrite a value o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10010 10010 10100 10100 10100 10100 10100	1,150 1,250 ie to O = Max as a F REG 7:2]) 11 00 01 10 11 10 11 10 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 1	782 850 REGU that COREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.30 4.32 4.34 4.36 4.38 4.40	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6 7 8 9 10 11	06 07 npt to w esults in 1. V _{ORE} BIN 0000 0001 0010 0011 0100 0101 0111 1000 1001 1001 1001	78.2 85.0 rrite a value o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10010 10010 10100 10100 10100 10100 10100 10110 10110	1,150 1,250 1,150 1,	782 850 REGU that COREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.30 4.32 4.34 4.36 4.38 4.40 4.42	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6 7 8 9 10 11 12	06 07 npt to w esults in 1. V _{ORE} BIN 0000 0001 0010 0011 0100 0101 0111 1000 1001 1011 1010	78.2 85.0 rrite a value o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10010 10010 10100 10100 10100 10100 10100 10110 10110	1,150 1,250 1,150 1,	782 850 REGU that COREG. unction VOREG MAX 4.20 4.24 4.26 4.30 4.32 4.34 4.36 4.38 4.40 4.42 4.44	-
3:0	VSAFEU	R/W	110 111 Any atter (below) re Table 2' VBUS DEC 0 1 2 3 4 5 6 7 8 9 10 11	06 07 npt to w esults in 1. V _{ORE} BIN 0000 0001 0010 0011 0100 0101 0111 1000 1001 1001 1001	78.2 85.0 rrite a value o OREGU a Limit a Max OR (REG2[7 10001 10010 10010 10010 10010 10100 10100 10100 10100 10100 10110 10110	1,150 1,250 1,1 1,0 1,0 1,1 1,0 1,0	782 850 REGU that COREG. unction VOREG MAX 4.20 4.22 4.24 4.26 4.30 4.32 4.34 4.36 4.38 4.40 4.42	-

Bit	Name	Туре	Description
CON	NTROL0_V		Reg Addr: 0Slave Addr: D4 Default = x1xx 0xxx
	TMR_RST	W	Writing a 1 resets the t _{32SEC} timer. Writing a 0 has no effect.
	SRST	R	Returns the SRST pin level (1 = SRST pin HIGH).
6	EN_STV	R/W	 0: STAT pin does not go LOW when charging from V_{IN} source. 1: STAT pin function is enabled for V_{IN} source.
5:4	STAT_V	R	Table 22. VIN Charger Status Bits00Normal (no fault)01Charge in progress from VIN source10Charge Done11VIN charger fault
3	Reserved	R	This bit returns 0.
		6	Delineates VIN Charger Faults Table 23. VIN Charger Fault Bits Bits
2:0	FAULT_V	R	2 1 0 0 0 Normal (no fault) 0 0 1 $V_{IN} > VIN_{OVP}$ 0 1 0 Sleep Mode: $V_{IN} < V_{BAT}$ 0 1 1 Poor VIN input source 1 0 Battery OVP 1 0 Timer fault 1 1 No battery
CON	NTROL1_V		Reg Addr: 1 Slave Addr: D4 Default = 0111 0000
7:6	Reserved	R/W	These bits have no effect on IC operation. Input current is not limited by the IC when charging from VIN.
5:4	VLOWV_V	R/W	See Table 16. VLOWV: Weak Battery Threshold
3	TE_V	R/W	0: Charge termination is disabled when charging from VIN.1: Charge termination is enabled for VIN charging.
2	CE#_V	R/W	 VIN charger is enabled. 1: VIN charger is disabled. This bit is set when t_{15MIN} expires, regardless of which input source is charging.
1	HZ_V	R/W	 0: VIN charger is not in High-Impedance Mode. 1: VIN charger is in High-Impedance Mode.
0	Reserved	R	This bit returns 0.
ORE	EG_V		Reg Addr: 2Slave Addr: D4 Default = 0000 1010
7:2	OREGV	R/W	Charger output "float" voltage when charging from VIN source. Programmable from 3.5 to 4.44 V in 20 mV increments. Defaults to 000010 (3.54 V) (see Table 5).
1:0	Reserved	R	These bits return 10.
IC_I	NFO_V		Reg Addr: 3Slave Addr: D4 Default = 100x x000
7:5	VENDOR	R	100: Identifies Fairchild as the supplier.
4:3	PN_V	R	Part number bits: FAN54300 = 00
2:0	REV	R	IC Revision: Revision is 1.X, where X is the decimal of these 3 bits.

Bit	Name	Туре						Description
IBA	τ_ν				Reg Addr	: 4		Slave Addr: D4 Default = 0000 0001
7	RESETV	W						ammed with slave address D4, except the Safety register (Feffect. Read returns 0.
			Sets th	ne max	imum chai	ge cu	rrent (I_{CHARGE}) when charging from VIN when IO_LEVELV = 0.
			Table	24. Ic	HARGE CUR	ent as	s a Fu	nction of the ICHGV Bits and R _{SENSE} Resistor Value
					VRSEN	SE IO	CHARGE	(mA)
			BIN		EX (mV)		βmΩ	100mΩ
			000	0 0	0 37.4	5	50	374
			000	1 C	1 44.2	6	50	442
			0010) C	2 51.0	7	50	510
6:3	ICHGV	R/W	001	1 C	3 57.8	8	50	578
0.0			010	D C	4 64.6	9	50	646
			010	1 0	5 71.4	1,	050	714
			0110) (6 78.2	1,	150	782
			011	1 C	7 85.0	1,	250	850
		1	100	o c	8 91.8	1,	350	918
			100	1 C	9 98.6	1,	450	986
			1010	0 C	A 105.4		550	1,054
			Any at	tempt t	o write a va	alue hi	igher t	han 1010 results in ICHGV = 1010.
			Sets th	ne curr	ent at whic	h cha	rging t	erminates if the TE bit is set:
								Current as a Function of the ITERM bits and R _{SENSE}
			Resis			mine		
					V _{RSENSE}	ITERM	(mA)	7
			BIN	HEX			100mΩ	2
			000	00	3.3	49	33	
2:0	ITERMV	R/W	001	01	6.6	97	66	1
			010	02	9.9	146	99	-
			011	03		194	132	-
			100	04	16.5	243	165	-
			101	05	19.8	291	198	
			110	06	23.1	340	231	
			111	07	26.4	388	264	
				6				
Bit	Name	e T	уре	-				Description
	CHARGE				Reg Addr	• 5		Slave Addr: D4 Default = 0x1x x100
	T				-			
7	Reserv	ed	R T	nis dit	returns 0.			

© 2010 Fairchild Semiconductor Corporation	
FAN54300 • Rev. 1.0.4	

VIN_CON

IO_LEVELV

SPV

EN_LEVEL

VSPV

R

R/W

R

R

R/W

0:

1:

0:

1:

charging.

6

5

4

3

2:0

Mirror of INPUT_STATUS[7] (see INPUT_STATUS register description)

(325mA for $R_{SENSE} = 68m\Omega$, 221mA for 100m Ω).

DISABLE (DIS) pin is LOW.

DISABLE (DIS) pin is HIGH

Output current is controlled by IOCHARGE bits for charging from VIN.

Special charger loop is active and controlling the charging current.


When charging from VIN, the voltage across R_{SENSE} for output current control is set to 22.1mV

Special charger loop is not active. VIN is able to stay above VSP. SPV = 0 when VIN is not PWM

this voltage, battery current is reduced until the input voltage is at or above V_{SP} (see Table 19).

Bit	Name	Туре					[Description	
SAF	E_V		R	eg Ado	dr: 6			Slave Addr: D4 De	fault = 0100 0000
			Any atterr	npt to w	rite a val	lue highe	r than 10	10 to ISAFEV results i	f ISAFEV sets ICHGV = ISAFEV n ISAFEV = 1010. s when Charging from VIN
					RGE LIIII V _{RSENSE}	1	(mA)		
			BIN	HEX	(mV)	68mΩ	100mΩ		
			0000	00	37.4	550	374		
7:4	ISAFEV	R/W	0001	01	44.2	650 750	442		
1.4	10,1121	10,00	0010	02	51.0 57.8	750 850	510 578		
			0100	04	64.6	950	646		
			0101	05 06	71.4 78.2	1,050	714 782		
		1.0	0110	07	85.0	1,150 1,250	850		
			1000	08	91.8	1,350	918		
			1001 1010	09 0A	98.6 105.4	1,450 1,550	986 1,054		
3:0	VSAFEV	R/W	Any atter	npt to w	rite a val	lue to OR	EGV that	t is higher than the val Table 21).	ue in the Max OREG column
			1						
Bit	Name	Туре					0	Description	
LED	_CONTROL		R	eg Ado	dr: 7			Slave Addr: D4 or I	D6 Default = 1000 0010
			Sets LED	behavi	or				V
			Table 27	. LED	Contro	ol Bits			
		R/W	00 LEI	D is off	_				
7:6	I_LED		01 LE	D curre	nt = 1.13	mA			
				D curre	ent = 2.2	5mA			
			-	D curre	nt = 4.50	mA			
5	Reserved	R	11 LE		nt = 4.50	mA	J		
5			11 LEI This bit re	turns 0.			arging.		
5 4	Reserved LED_ON	R R/W	11LEIThis bit re0:LED	turns 0. is only	/ active \	when cha		atus.	
			11LEIThis bit re0:LED	turns 0. is only is activ	/ active \ ve regard	when cha		atus.	
			11LEDThis bit re0:LED1:LEDSets LED	turns 0. is only is activ blink t _o	/ active v /e regard	when cha less of ch		atus.	
4	LED_ON	R/W	11LEIThis bit re0:LED1:LEDSets LEDTable 28	turns 0. is only is activ blink t _o . LED	/ active v /e regard	when cha less of ch		atus.	
4			11 LEI This bit rei 0: LED 1: LED Sets LED Sets LED 131	turns 0. is only is activ blink t _o . LED ms	/ active v /e regard	when cha less of ch		atus.	
4	LED_ON	R/W	11 LEI This bit re 0: LED 1: LED Sets LED Table 28 00 131 01 262	turns 0. is only is activ blink t _o . LED ms 2 ms	/ active v /e regard	when cha less of ch		atus.	
4	LED_ON	R/W	11 LEI This bit re 0: LED 1: LED Sets LED Sets LED 131 01 262 10 524 10 524	turns 0. is only is activ blink to LED ms ms ms ms	y active v re regard ≫ ON-Tir	when cha less of ch		atus.	
4	LED_ON	R/W	11 LEI This bit re Comment 0: LED 1: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor	turns 0. is only is activ blink t _o LED ms ms ms ms ms ms	y active w re regard N ON-Tir	when cha less of ch		atus.	
4	LED_ON	R/W	11 LEI This bit rei 0: LED 1: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED	turns 0. is only is activ blink to LED ms ms ms ms ms ms ms blink to blink to	y active v re regard N ON-Tir ON DFF	when cha less of ch		atus.	
4	LED_ON	R/W	11 LEI This bit re Comment 0: LED 1: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED Table 29	turns 0. is only is activ blink t _o LED ms ms ms ms ms ms blink t _o blink t _o LED	y active v re regard N ON-Tir ON DFF	when cha less of ch		atus.	R
	LED_ON	R/W	11 LEI This bit rei C 0: LED 1: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED 11 Cor Sets LED 00 393	turns 0. is only is activ blink to LED ms ms ms ms ms stant 0 blink to LED . LED	y active v re regard N ON-Tir ON DFF	when cha less of ch		atus.	B
4	LED_ON	R/W R/W	11 LEI This bit re 0: LED 1: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED 00 131 01 262 10 524 11 Cor Sets LED Table 29 00 393 01 786	turns 0. is only is activ blink to LED ms ms ms ms blink to blink to LED 3 ms ms ms	y active v re regard N ON-Tir ON DFF	when cha less of ch		atus.	B
4	LED_ON	R/W R/W	11 LEI This bit rei LED 0: LED 3: LED Sets LED Table 28 00 131 01 262 10 524 11 Cor Sets LED 11 Cor Sets LED 00 393 01 786 10 157	turns 0. is only is activ blink to LED ms ms ms ms ms stant 0 blink to LED . LED	y active v re regard N ON-Tir ON DFF	when cha less of ch		atus.	B

Bit	Name	Туре		Description
CHA	ARGE_STATUS	5	Reg Addr: 8	Slave Addr: D4 or D6
7	ITERM_CMP	R		
6	T_120	R	0: The die temperature is below 11: The die temperature is above 1	
5	ICHG	R	 ICHARGE loop is controlling ch ICHARGE loop is not controlling 	harge current (charger is in CC Mode). g charge current.
4	IBUS	R	 0: IBUS is limiting charge current. 1: IBUS loop is not controlling cha This bit always = 1 when charging from 	arge current.
3	CV	R	1 indicates that the constant-voltage limiting loops have released. Deglitcl	loop (OREG) is controlling the charger and that all current hed 32ms.
2	LINCHG	R	 Charger is not in Linear Mode Charger is in Linear Mode (V_{BA}) 	τ < V _{SHORT}).
1:0	Reserved	R	These bits always return 0.	
INP	UT_STATUS		Reg Addr: 9	Slave Addr: D4 or D6
7	VIN_CON	R	0: V_{IN} has been less than V_{BAT} for 1: $V_{IN} > V_{BAT}$ and $V_{IN} > 4.5$ V for a This bit is mirrored in SP_CHARGER	
6	VIN_VALID	R	 V_{IN} has not passed validation. V_{IN} has passed validation and c 	can be used as a charging source.
5	VBUS_CON	R		or at least 100ms (VBUS is disconnected). or at least 4ms (VBUS is connected).
4	VBUS_VALID	R	 V_{BUS} has not passed validation. V_{BUS} has passed validation and This bit is mirrored in SP_CHARGER 	l can be used as a charging source.
3	SOURCE	R	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
2:0	Reserved	R	These bits always return 0.	



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/UC/UC030AB.pdf.



TRADEMARKS

CTL™

F

FACT

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP®, BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ Current Transfer Logic™ DEUXPEED Dual Cool™ EcoSPARK[®] EfficientMax™ ESBC^T Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FAST® FastvCore™

F-PFS™ FRFET® Global Power ResourceSM GreenBridge™ Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ **ISOPLANAR**TM Making Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER MicroFE T^{TN} MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver OptoHiT™ **OPTOLOGIC® OPTOPLANAR®**

FPS™

0 PowerTrench® PowerXS[™] Programmable Active Droop™ QFET QS™ Quiet Series™ RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START Solutions for Your Success™ SPM® **STEALTH™** SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™

Sync-Lock™ GENERAL®

AN54300

I

USB-Compliant, Dual-Power Input, Single-Cell, Li-Ion Switching Charger with USB-OTG

Boost Regulato

TinyBoost TinvBuck TinyCalc™ TinyLogic TINYOPTOT TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* uSerDes™



UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FETBench™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 165

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.