

# LMK03328 Ultra-Low Jitter Clock Generator With Two Independent PLLs, Eight Outputs, Integrated EEPROM

## 1 Features

- Ultra-low noise, high performance
  - Jitter: 100fs RMS typical,  $F_{OUT} > 100\text{MHz}$
  - PSNR:  $-80\text{dBc}$ , robust supply noise immunity
- Flexible device options
  - Up to 8 AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS outputs, or any combination
  - Pin mode, I<sup>2</sup>C mode, and EEPROM mode
  - 71-pin selectable pre-programmed default start-up options
- Dual inputs with automatic or manual selection
  - Crystal input: 10MHz to 52MHz
  - External input: 1MHz to 300MHz
- Frequency margining options
  - Fine frequency margining ( $\pm 50\text{ppm}$  typical) using low-cost pullable crystal reference
  - Glitchless coarse frequency margining (%) using output dividers
- Other features
  - Supply: 3.3V core, 1.8V, 2.5V, 3.3V output
  - Industrial temperature range ( $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ )
  - Package: 7mm × 7mm 48-WQFN

## 2 Applications

- [Switches and Routers](#)
- [Network and Telecom Line Cards](#)
- [Servers and Storage Systems](#)
- [Wireless Base Station](#)
- [PCIe Gen1, Gen2, Gen3, Gen4, Gen5, Gen6](#)
- [Test and Measurement](#)
- [Broadcast Infrastructure](#)

## 3 Description


The LMK03328 device is an ultra-low-noise clock generator that has two fractional-N frequency synthesizers with integrated VCOs, flexible clock distribution and fan-out, and pin-selectable configuration states stored in an on-chip EEPROM. The device can generate multiple clocks for various multi-gigabit serial interfaces and digital devices, which can reduce the BOM cost and board area, and can improve reliability by replacing multiple oscillators and clock distribution devices. The ultra-low-jitter reduces bit error rate (BER) in high-speed serial links.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LMK03328	RHS (WQFN, 48)	7.00mm × 7.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



**LMK03328 Simplified Block Diagram**



## Table of Contents

<b>1 Features</b> .....	1	6.25 Typical 161.1328125-MHz, Closed-Loop Output Phase Noise Characteristics.....	15
<b>2 Applications</b> .....	1	6.26 Closed-Loop Output Jitter Characteristics.....	15
<b>3 Description</b> .....	1	6.27 PCIe Clock Output Jitter.....	16
<b>4 Device Comparison</b> .....	2	6.28 Typical Power Supply Noise Rejection Characteristics.....	16
<b>5 Pin Configuration and Functions</b> .....	3	6.29 Typical Power Supply Noise Rejection Characteristics.....	16
<b>6 Specifications</b> .....	5	6.30 Typical Closed-Loop Output Spur Characteristics..	17
6.1 Absolute Maximum Ratings.....	5	6.31 Typical Characteristics.....	18
6.2 ESD Ratings.....	5	<b>7 Parameter Measurement Information</b> .....	22
6.3 Recommended Operating Conditions.....	5	7.1 Test Configurations.....	22
6.4 Thermal Information.....	5	<b>8 Detailed Description</b> .....	26
6.5 Thermal Information.....	6	8.1 Overview.....	26
6.6 Electrical Characteristics - Power Supply.....	6	8.2 Functional Block Diagram.....	27
6.7 Pullable Crystal Characteristics (SECREP_P, SECREP_N).....	8	8.3 Feature Description.....	28
6.8 Non-Pullable Crystal Characteristics (SECREP_P, SECREP_N).....	9	8.4 Device Functional Modes.....	32
6.9 Clock Input Characteristics (PRIREF_P/ PRIREF_N, SECREP_P/SECREP_N).....	9	8.5 Programming.....	50
6.10 VCO Characteristics.....	9	<b>9 Register Maps</b> .....	66
6.11 PLL Characteristics.....	10	9.1 LMK03328 Registers.....	66
6.12 1.8-V LVCMOS Output Characteristics (OUT[7:0]).....	10	9.2 EEPROM Map.....	112
6.13 LVCMOS Output Characteristics (STATUS[1:0]).....	10	<b>10 Application and Implementation</b> .....	115
6.14 Open-Drain Output Characteristics (STATUS[1:0]).....	11	10.1 Application Information.....	116
6.15 AC-LVPECL Output Characteristics.....	11	10.2 Typical Applications.....	119
6.16 AC-LVDS Output Characteristics.....	11	10.3 Power Supply Recommendations.....	125
6.17 AC-CML Output Characteristics.....	12	10.4 Layout.....	130
6.18 HCSL Output Characteristics.....	12	<b>11 Device and Documentation Support</b> .....	133
6.19 Power-On/Reset Characteristics.....	12	11.1 Documentation Support.....	133
6.20 2-Level Logic Input Characteristics (HW_SW_CTRL, PDN, GPIO[5:0]).....	13	11.2 Receiving Notification of Documentation Updates	133
6.21 3-Level Logic Input Characteristics (REFSEL, GPIO[3:1]).....	13	11.3 Support Resources.....	133
6.22 Analog Input Characteristics (GPIO[5]).....	13	11.4 Trademarks.....	133
6.23 I <sup>2</sup> C-Compatible Interface Characteristics (SDA, SCL).....	14	11.5 Electrostatic Discharge Caution.....	133
6.24 Typical 156.25-MHz, Closed-Loop Output Phase Noise Characteristics.....	14	11.6 Glossary.....	133
		<b>12 Revision History</b> .....	134
		<b>13 Mechanical, Packaging, and Orderable Information</b> .....	135

## 4 Device Comparison

Table 4-1. LVPECL Output Jitter Over Different Integration Bandwidths

OUTPUT FREQUENCY (MHz)	INTEGRATION BANDWIDTH	TYPICAL JITTER (ps, rms)
< 100	12 kHz - 5 MHz	0.15
> 100	1 kHz – 5 MHz 12 kHz – 20 MHz	0.1

## 5 Pin Configuration and Functions




Figure 5-1. RHS Package 48-Pin WQFN Top View

Table 5-1. Pin Functions

NO.	NAME	TYPE	DESCRIPTION
<b>POWER</b>			
—	DAP	Ground	Die Attach Pad. The DAP is an electrical connection and provides a thermal dissipation path. For proper electrical and thermal performance of the device, a 6x6 via pattern (0.3-mm holes) is recommended to connect the DAP to PCB ground layers. Refer to <a href="#">Layout Guidelines</a> .
4	VDD_DIG	Analog	3.3-V Power Supply for Digital Control and STATUS outputs.
5	VDD_IN	Analog	3.3-V Power Supply for Input Block.
18	VDDO_01	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT0/OUT1 channel.
19	VDDO_23	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT2/OUT3 channel.
27	VDD_PLL2	Analog	3.3-V Power Supply for PLL2.
36	VDD_PLL1	Analog	3.3-V Power Supply for PLL1.
37	VDDO_4	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT4 channel.
40	VDDO_5	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT5 channel.
43	VDDO_6	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT6 channel.
46	VDDO_7	Analog	1.8-V, 2.5-V, 3.3-V Power Supply for OUT7 channel.
<b>INPUT BLOCK</b>			
6	PRIREF_P	Universal	Primary reference clock. Accepts a differential or single-ended input. Input pins have internal AC-coupling capacitors and biasing. For LVCMOS input, the non-driven input pin must be pulled down to ground.
7	PRIREF_N		
8	REFSEL	LVCMOS	Manual reference input selection for PLL1 and PLL2 (3-state). Weak pullup resistor.
9	HW_SW_CTRL	LVCMOS	Selection for Hard Pin Mode (ROM), Soft Pin Mode (EEPROM), or Register Default Mode. Weak pullup resistor.

**Table 5-1. Pin Functions (continued)**

NO.	NAME	TYPE	DESCRIPTION
10	SECREP_P	Universal	Secondary reference clock. Accepts a differential or single-ended input or Crystal input. Input pins have internal AC-coupling capacitors and biasing. For LVCMOS input, external input termination is required to attenuate the swing to less than 2.6 V, and the non-driven input pin must be pulled down to ground. For crystal input, the AT cut fundamental crystal must be used as per defined spec and the pullable crystal must be used for fine margining.
11	SECREP_N		
<b>SYNTHESIZER BLOCK</b>			
3	CAP_DIG	Analog	External Bypass Capacitor for digital blocks. Attach a 10 $\mu$ F to GND.
28	CAP_PLL2	Analog	External Bypass Capacitor for PLL2. Attach a 10 $\mu$ F to GND.
29	LF2	Analog	External Loop Filter for PLL2.
34	LF1	Analog	External Loop Filter for PLL1.
35	CAP_PLL1	Analog	External Bypass Capacitor for PLL1. Attach a 10 $\mu$ F to GND.
<b>OUTPUT BLOCK</b>			
14	OUT0_P	Universal	Differential/LVCMOS Output Pair 0. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
15	OUT0_N		
17	OUT1_P	Universal	Differential/LVCMOS Output Pair 1. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
16	OUT1_N		
20	OUT2_P	Universal	Differential/LVCMOS Output Pair 2. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
21	OUT2_N		
23	OUT3_P	Universal	Differential/LVCMOS Output Pair 3. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
22	OUT3_N		
39	OUT4_P	Universal	Differential/LVCMOS Output Pair 4. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
38	OUT4_N		
42	OUT5_P	Universal	Differential/LVCMOS Output Pair 5. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
41	OUT5_N		
45	OUT6_P	Universal	Differential/LVCMOS Output Pair 6. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
44	OUT6_N		
48	OUT7_P	Universal	Differential/LVCMOS Output Pair 7. Programmable driver with differential or 2x 1.8-V LVCMOS outputs.
47	OUT7_N		
<b>DIGITAL CONTROL / INTERFACES<sup>(1)</sup></b>			
1	STATUS0	Universal	Status Output 0 (open-drain, requires external pullup) or 3.3-V LVCMOS output from synth (push-pull). Status signal selection and output polarity are programmable.
2	STATUS1	Universal	Status Output 1 (open-drain, requires external pullup) or 3.3-V LVCMOS output from synth (push-pull). Status signal selection and output polarity are programmable.
12	GPIO0	LVCMOS	Multifunction Inputs (2-state).
13	PDN	LVCMOS	Device Power-down (active low). Weak pullup resistor.
33	GPIO5	Universal	Multifunction Input (2-state) or Analog input for frequency margin.
24	GPIO1	LVCMOS	Multifunction Input (3-state or 2-state).
25	SDA	LVCMOS	I <sup>2</sup> C Serial Data (bidirectional, open-drain). Requires an external pullup resistor to VDD_DIG. I <sup>2</sup> C target address is initialized from on-chip EEPROM.
26	SCL	LVCMOS	I <sup>2</sup> C Serial Clock (bidirectional, open-drain). Requires an external pullup resistor to VDD_DIG.
30	GPIO2	LVCMOS	Multifunction Input (3-state or 2-state).
31	GPIO3	LVCMOS	Multifunction Input (3-state or 2-state).
32	GPIO4	LVCMOS	Multifunction Input (2-state).

(1) Refer to [Device Configuration Control](#) for details on the digital control and interfaces.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage for Input, Synthesizer, Control, and Output Blocks, VDD_IN, VDD_PLL1, VDD_PLL2, VDD_DIG, VDDO_x	-0.3	3.6	V
Input voltage for clock and logic inputs, V <sub>IN</sub>	-0.3	V <sub>DD</sub> + 0.3	V
Output voltage for clock and logic outputs, V <sub>OUT</sub>	-0.3	V <sub>DD</sub> + 0.3	V
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD_IN, VDD_PLL1, VDD_PLL2, VDD_DIG	Supply Voltage for Input, Analog, Control Blocks	3.135	3.3	3.465	V
VDDO_x	Supply Voltage for Output Drivers (Differential, LVCMOS). <sup>(1)</sup>	1.7	1.8	3.465	V
		1.7	2.5	3.465	
		1.7	3.3	3.465	
T <sub>A</sub>	Ambient Temperature	-40	25	85	°C
T <sub>J</sub>	Junction Temperature			125	°C
dVDD/dt	Maximum VDD Power-Up Ramp	0.1		100	ms
WR	EEPROM number of writes			100	

- (1) The 3 different NOM values are the 3 typical test voltages throughout the data sheet.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMK03328 <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup>			UNIT
		RHS (WQFN)			
		48 PINS			
		Airflow (LFM) 0	Airflow (LFM) 200	Airflow (LFM) 400	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	26.47	16.4	14.62	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	16.57	n/a	n/a	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	6.84	n/a	n/a	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.23	0.31	0.47	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.02	3.86	3.84	°C/W

THERMAL METRIC <sup>(1)</sup>	LMK03328 <sup>(2) (3) (4)</sup>			UNIT
	RHS (WQFN)			
	48 PINS			
	Airflow (LFM) 0	Airflow (LFM) 200	Airflow (LFM) 400	
R <sub>θJC(bot)</sub> Junction-to-case (bottom) thermal resistance	1.06	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.
- (2) The package thermal resistance is calculated on a 4-layer JEDEC board.
- (3) Package DAP connected to PCB GND plane with 16 thermal vias (0.3-mm diameter).
- (4)  $\psi_{JB}$  (junction to board) is used when the main heat flow is from the junction to the GND pad. See [Layout](#) for more information on providing good system reliability and quality.

### 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	CONDITION	LMK03328	UNIT
		RHS (WQFN)	
		48 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	10-layer 200 mm × 250 mm board, 36 thermal vias, Airflow = 0 LFM	10	°C/W
$\psi_{JB}$ Junction-to-board characterization parameter	10-layer 200 mm × 250 mm board, 36 thermal vias, Airflow = 0 LFM	2.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report (SPRA953).

### 6.6 Electrical Characteristics - Power Supply

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C<sup>(1) (2)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD Core Current Consumption, per block	Primary input (differential or single-ended) - active		10		mA
	Secondary input (differential or single-ended) - active		10		
	Secondary input (XO) - active		11		
	PLL doubler - active		4		
	PLL1 block – active		110		
	PLL2 block – active		110		
	Control block		88		
IDDO Output Current Consumption, per block	Output Channel (Mux and Divider only) – active		50		mA
	AC-LVDS driver (one pair) AC-coupled to 100 Ω differential		10		
	AC-LVPECL driver (one pair), AC-coupled to 100-Ω differential		18		
	AC-CML driver (one pair), AC-coupled to 100-Ω differential		16		
	HCSL driver (one pair) 50 Ω to GND		25		
	1.8-V LVCMOS driver (two outputs), 100 MHz, 5-pF load <sup>(2)</sup>		10		
	3.3-V LVCMOS driver on STATUS0, STATUS1, 100 MHz, 5-pF load <sup>(2)</sup>		21		

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C<sup>(1) (2)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD-IN	Current consumption, per supply pin	HW_SW_CTRL = 0 V, GPIO[5:4] = float, GPIO[3:2] = 0.9 V		61	78	mA
IDD-PLL1		Inputs:		144	168	mA
IDD-PLL2		- PRI input enabled, set to LVDS mode		110	130	mA
IDD-DIG		- SEC input enabled, set to crystal mode		41	60	mA
IDDO_01		- Input MUX set to auto select				
IDDO_23		- Reference clock is 25 MHz		92	108	mA
IDDO_4		- R dividers set to 1		92	108	mA
IDDO_5		PLL1:				
IDDO_6		- M divider = 1		60	75	mA
IDDO_7		- Doubler enabled		60	75	mA
		- Icp = 6.4 mA				
		- Loop bandwidth = 400 kHz				
		- VCO Frequency = 5.1 GHz				
		- Feedback divider = 102				
		- Post divider = 8				
		PLL2:				
		- M divider = 1				
		- Doubler enabled				
		- Icp = 6.4 mA				
		- Loop bandwidth = 400 kHz				
		- VCO Frequency = 5 GHz				
		- Feedback divider = 100				
		- Post divider = 8				
		Outputs:				
		- OUT[0-1] = 312.5-MHz LVPECL				
		- OUT[2-3] = 156.25-MHz LVPECL				
		- OUT[4-5] = 212.5-MHz LVPECL				
		- OUT[6-7] = 106.25-MHz LVPECL				
		- STATUS1: Loss of lock PLL1				
		- STATUS0: Loss of lock PLL2				
		Power Supplies:				
		- VDD_IN, VDD_PLLx, VDD_DIG = 3.3 V				
		- VDDO_xx = 3.3 V				
IDD-PD	Total Device, LMK03328	Power Down (PDN = 0)		30	50	mA

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

(2) P<sub>TOTAL</sub> = P<sub>DC</sub> + P<sub>AC</sub>, where: P<sub>DC</sub> = 3.4 mA typical, P<sub>AC</sub> = C × V<sup>2</sup> × f<sub>OUT</sub>

## 6.7 Pullable Crystal Characteristics (SECREP\_P, SECREP\_N)

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER (1) (2) (3) (4)		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>XTAL</sub>	Crystal Frequency	Fundamental Mode	10		52	MHz
ESR	Equivalent Series Resistance	f <sub>XTAL</sub> = 10 MHz to 16 MHz			60	Ω
		f <sub>XTAL</sub> = 16 MHz to 30 MHz			50	
		f <sub>XTAL</sub> = 30 MHz to 52 MHz			30	
C <sub>L</sub>	Load Capacitance	Recommended Crystal specifications		9		pF
C <sub>0</sub>	Shunt Capacitance			2.1		pF
C <sub>0</sub> /C <sub>1</sub>	Shunt capacitance to motional capacitance ratio			220	250	
P <sub>XTAL</sub>	Crystal Max Drive Level				300	μW
C <sub>XO</sub>	On-Chip XO Input Capacitance at SECREP_P and SECREP_N		Single-ended, each pin referenced to GND	14		24
Trim	Trim Sensitivity	C <sub>L</sub> = 9 pF, f <sub>XTAL</sub> = 50 MHz		25		ppm/pF
		C <sub>L</sub> = 9 pF, f <sub>XTAL</sub> = 25 MHz		35		
C <sub>on-chip-5p-load</sub>	On-chip tunable capacitor variation over VT across crystal load of 5 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			450	fF
C <sub>on-chip-12p-load</sub>	On-chip tunable capacitor variation over VT across crystal load of 12 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			1.5	pF
f <sub>PR</sub>	Pulling range	C <sub>0</sub> /C <sub>1</sub> < 250		±50		ppm

- (1) Parameter is specified by characterization and is not tested in production.
- (2) The crystal pullability ratio is considered in the case where the XO frequency margining option is enabled. The actual pull range depends on the crystal pullability, as well as on-chip capacitance (C<sub>on-chip</sub>), device crystal oscillator input capacitance (C<sub>XO</sub>), PCB stray capacitance (C<sub>PCB</sub>), and any installed on-board tuning capacitance (C<sub>TUNE</sub>). Trim Sensitivity or Pullability (ppm/pF), TS = C<sub>1</sub> × 1e6 / [2 × (C<sub>0</sub> + C<sub>L</sub>)<sup>2</sup>]. If the total external capacitance is less than the crystal C<sub>L</sub>, the crystal oscillates at a higher frequency than the nominal crystal frequency. If the total external capacitance is higher than C<sub>L</sub>, the crystal oscillates at a lower frequency than nominal.
- (3) Using a crystal with higher ESR can degrade output phase noise and, can impact crystal start-up.
- (4) Verified with crystals specified for a load capacitance of C<sub>L</sub> = 9 pF. PCB stray capacitance is measured to be 1 pF. Crystals tested: 19.2-MHz TXC (Part Number: 7M19272001), 19.44-MHz TXC (Part Number: 7M19472001), 25-MHz TXC (Part Number: 7M25072001), 38.88-MHz TXC (Part Number: 7M38872001), 49.152-MHz TXC (Part Number: 7M49172001), 50-MHz TXC (Part Number: 7M50072001).



## 6.8 Non-Pullable Crystal Characteristics (SECREP\_P, SECREP\_N)

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>XTAL</sub>	Crystal Frequency	Fundamental Mode	10		52	MHz
ESR	Equivalent Series Resistance	f <sub>XTAL</sub> = 10 MHz to 16 MHz			60	Ω
		f <sub>XTAL</sub> = 16 MHz to 30 MHz			50	
		f <sub>XTAL</sub> = 30 MHz to 52 MHz			30	
P <sub>XTAL</sub>	Crystal Max Drive Level				300	μW
C <sub>XO</sub>	On-Chip XO Input Capacitance at Xi and Xo	Single-ended, each pin referenced to GND	14		24	pF
C <sub>on-chip-5p-load</sub>	On-chip tunable capacitor variation over VT across crystal load of 5 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			450	fF
C <sub>on-chip-12p-load</sub>	On-chip tunable capacitor variation over VT across crystal load of 12 pF	Frequency accuracy of crystal over temperature, aging and initial accuracy ≤ ±25 ppm.			1.5	pF

- (1) Parameter is specified by characterization and is not tested in production.
- (2) Using a crystal with higher ESR can degrade XO phase noise and can impact crystal start-up.
- (3) Verified with crystals specified for a load capacitance of C<sub>L</sub> = 9 pF. PCB stray capacitance is measured to be 1 pF. Crystal tested: 25-MHz TXC (Part Number: 7M25072001).

## 6.9 Clock Input Characteristics (PRIREF\_P/PRIREF\_N, SECREP\_P/SECREP\_N)

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>CLK</sub>	Input Frequency Range		1		300	MHz
V <sub>IH</sub> <sup>(3)</sup>	LVC MOS input high voltage	PRI_REF	1.4		VDD_IN	V
V <sub>IH</sub> <sup>(3)</sup>	LVC MOS input high voltage	SEC_REF	1.4		2.6	V
V <sub>IL</sub> <sup>(3)</sup>	LVC MOS input low voltage		0		0.5	V
V <sub>ID,DIFF,PP</sub>	Input Voltage Swing, Differential peak-peak	Differential input (where V <sub>CLK</sub> – V <sub>nCLK</sub> =  V <sub>ID</sub>   × 2)	0.2		2	V
V <sub>ICM</sub>	Input Common Mode Voltage	Differential input	0.1		2	V
dV/dt <sup>(2)</sup>	Input Edge Slew Rate (20% to 80%)	Differential input, peak-peak	0.5			V/ns
		Single-ended input, non-driven input tied to GND	0.5			
IDC <sup>(2)</sup>	Input Clock Duty Cycle		40%		60%	
I <sub>IN</sub>	Input Leakage Current		–100		100	μA
C <sub>IN</sub>	Input Capacitance	Single-ended, each pin		2		pF

- (1) Refer to [Parameter Measurement Information](#) for relevant test conditions.
- (2) Verified by characterization.
- (3) Slew rate detect circuitry must be used when V<sub>IH</sub> < 1.7 V and V<sub>IL</sub> > 0.2 V. VIH/VIL detect circuitry must be used when V<sub>IH</sub> < 1.5 V and V<sub>IL</sub> > 0.4 V. Refer to [REFDETCTL Register; R25](#) for relevant register information.

## 6.10 VCO Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>VCO</sub>	Frequency Range		4.8		5.4	GHz
K <sub>VCO</sub>	VCO Gain			55		MHz/V

## 6.11 PLL Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>PD</sub>	Phase Detector Frequency		1		150	MHz
PN1Hz	PLL Figure of Merit <sup>(1)</sup>			–231		dBc/Hz
PN10kHz	PLL 1/f noise at 10 kHz offset normalized to 1 GHz <sup>(2)</sup>	I <sub>CP</sub> = 6.4 mA, 25 MHz f <sub>PD</sub>		–136		dBc/Hz
I <sub>CP-HIZ</sub>	Charge Pump Leakage in Hi-Z Mode			55		nA

(1) PLL Flat Phase Noise = PN1 Hz + 20 × log(N) + 10 × log(f<sub>PD</sub>), with wide loop bandwidth and away from 1/f noise region.

(2) Phase Noise normalized to 1 GHz. PLL 1/f Phase Noise = PN10 kHz + 20 × log(f<sub>OUT</sub>/1 GHz) – 10 × log(offset/10 kHz)

## 6.12 1.8-V LVCMOS Output Characteristics (OUT[7:0])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, outputs loaded with 2 pF to GND

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Output Frequency		1		200	MHz
V <sub>OH</sub> <sup>(2)</sup>	Output High Voltage	I <sub>OH</sub> = 1 mA	1.35			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			0.35	V
I <sub>OH</sub>	Output High Current			21		mA
I <sub>OL</sub>	Output Low Current			–21		mA
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		250		ps
t <sub>SKEW</sub> <sup>(3)</sup>	Output-to-output skew	same divide value			100	ps
t <sub>SKEW</sub> <sup>(3)</sup>	Output-to-output skew	LVCMOS-to-differential; same divide value			1.5	ns
t <sub>PROP-CMOS</sub>	IN-to-OUT Propagation Delay	PLL Bypass		1		ns
PN-Floor	Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	66.66 MHz		–155		dBc/Hz
ODC <sup>(3)</sup>	Output Duty Cycle		45%		55%	
R <sub>OUT</sub>	Output Impedance			50		Ω

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

(2) The 1.8-V LVCMOS driver supports rail-to-rail output swing only when powered from VDDO = 1.8 V +/- 5% (recommended VDDO for use with LVCMOS output format). V<sub>OH</sub> level is NOT rail-to-rail for VDDO = 2.5 V or 3.3 V due to the dropout voltage of the internal LDO regulator of the output channel.

(3) Verified by characterization.

## 6.13 LVCMOS Output Characteristics (STATUS[1:0])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDD\_O = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, outputs loaded with 2 pF to GND

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub>	Output Frequency		3.75		200	MHz
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = 1 mA	2.5			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1 mA			0.6	V
I <sub>OH</sub>	Output High Current			33		mA
I <sub>OL</sub>	Output Low Current			–33		mA
t <sub>R</sub> /t <sub>F</sub> <sup>(2)</sup>	Output Rise/Fall Time	20% to 80%, R49[3-2], R49[1:0] = 0x2		2.1		ns
		20% to 80%, R49[3-2], R49[1-0] = 0x0		0.35		ns
PN-Floor	Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	66.66 MHz		–148		dBc/Hz
ODC <sup>(2)</sup>	Output Duty Cycle		45%		55%	

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDD\_O = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, outputs loaded with 2 pF to GND

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>OUT</sub> Output Impedance			50		Ω

- (1) Refer to [Parameter Measurement Information](#) for relevant test conditions.  
 (2) Verified by characterization.

### 6.14 Open-Drain Output Characteristics (STATUS[1:0])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub> Output Low Voltage				0.6	V

### 6.15 AC-LVPECL Output Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, output pair AC-coupled to 100-Ω differential load

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub> Output Frequency <sup>(2)</sup>		1		1000	MHz
V <sub>OD</sub> Output Voltage Swing		500	800	1000	mV
V <sub>OUT-PP</sub> Differential Output Peak-to-Peak Swing		2 ×  V <sub>OD</sub>			V
V <sub>OS</sub> Output Common Mode		300		700	mV
t <sub>SKEW</sub> <sup>(3)</sup> Output-to-output skew	LVPECL-to-LVPECL; same divide value			60	ps
t <sub>PROP-DIFF</sub> IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t <sub>R</sub> /t <sub>F</sub> <sup>(3)</sup> Output Rise/Fall Time	20% to 80%, < 300 MHz		175	300	ps
	±100 mV around center point, > 300 MHz			200	
PN-Floor Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	156.25 MHz		–164		dBc/Hz
ODC <sup>(3)</sup> Output Duty Cycle		45%		55%	

- (1) Refer to [Parameter Measurement Information](#) for relevant test conditions.  
 (2) An output frequency over f<sub>OUT</sub> maximum specification is possible, but output swing can be less than V<sub>OD</sub> minimum specification.  
 (3) Verified by characterization.

### 6.16 AC-LVDS Output Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, output pair AC-coupled to 100-Ω differential load

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub> Output Frequency <sup>(2)</sup>		1		800	MHz
V <sub>OD</sub> Output Voltage Swing		250	400	450	mV
V <sub>OUT-PP</sub> Differential Output Peak-to-Peak Swing		2 ×  V <sub>OD</sub>			V
V <sub>OS</sub> Output Common Mode		150		350	mV
t <sub>SKEW</sub> <sup>(2)</sup> Output-to-output skew	LVDS-to-LVDS; same divide value			60	ps
t <sub>PROP-DIFF</sub> IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t <sub>R</sub> /t <sub>F</sub> <sup>(3)</sup> Output Rise/Fall Time	20% to 80%, < 300 MHz		200	300	ps
	±100 mV around center point, > 300 MHz			200	
PN-Floor Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	156.25 MHz		–160		dBc/Hz
ODC <sup>(3)</sup> Output Duty Cycle		45%		55%	

- (1) Refer to [Parameter Measurement Information](#) for relevant test conditions.  
 (2) An output frequency over f<sub>OUT</sub> maximum specification is possible, but output swing can be less than V<sub>OD</sub> minimum specification.  
 (3) Verified by characterization.

## 6.17 AC-CML Output Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, output pair AC-coupled to 100-Ω differential load

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub> Output Frequency <sup>(2)</sup>		1		1000	MHz
V <sub>OD</sub> Output Voltage Swing		400	600	800	mV
V <sub>SS</sub> Differential Output Peak-to-Peak Swing		2 ×  V <sub>OD</sub>			V
V <sub>OS</sub> Output Common Mode		250		550	mV
t <sub>SKEW</sub> <sup>(3)</sup> Output-to-output skew	CML-to-CML; same divide value			60	ps
t <sub>PROP-DIFF</sub> IN-to-OUT Propagation Delay	PLL Bypass		400		ps
t <sub>R</sub> /t <sub>F</sub> <sup>(3)</sup> Output Rise/Fall Time	20% to 80%, < 300 MHz ±100 mV around center point, > 300 MHz		190	300	ps
				200	
PN-Floor Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	156.25 MHz		–160		dBc/Hz
ODC <sup>(3)</sup> Output Duty Cycle		45%		55%	

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

(2) An output frequency over f<sub>OUT</sub> maximum specification is possible, but output swing can be less than V<sub>OD</sub> minimum specification.

(3) Verified by characterization.

## 6.18 HCSL Output Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, outputs with 50 Ω || 2 pF to GND.

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OUT</sub> Output Frequency		1		400	MHz
V <sub>OH</sub> Output High Voltage <sup>(2)</sup>		660		850	mV
V <sub>OL</sub> Output Low Voltage <sup>(2)</sup>		–150		150	mV
V <sub>CROSS</sub> Absolute Crossing Voltage <sup>(3)</sup>		250		550	mV
V <sub>CROSS-DELTA</sub> Variation of V <sub>CROSS</sub> <sup>(3)</sup>		0		140	mV
t <sub>SKEW</sub> <sup>(4)</sup> Output-to-output skew	Same divide value			100	ps
t <sub>PROP-DIFF</sub> IN-to-OUT Propagation Delay	PLL Bypass		400		ps
dV/dt <sup>(4)</sup> Slew Rate <sup>(2)</sup>		1		4	V/ns
PN-Floor Output Phase Noise Floor (f <sub>OFFSET</sub> > 10 MHz)	100 MHz		–158		dBc/Hz
ODC <sup>(4)</sup> Output Duty Cycle		45%		55%	

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

(2) Measured from –150 mV to +150 mV on the differential waveform (OUT minus nOUT) with the 300 mVpp measurement window centered on the differential zero crossing.

(3) Verified by design.

(4) Verified by characterization.

## 6.19 Power-On/Reset Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>THRESH</sub> Threshold Voltage		2.72		2.95	V
V <sub>DRPOOP</sub> Allowable Voltage Droop				0.1	V
t <sub>START-XTAL</sub> Start-Up Time with 25-MHz XTAL	Measured from time of supply reaching 3.135 V to time of output toggling			10	ms

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>START-CLK</sub>	Start-Up Time with 25-MHz Clock Input	Measured from time of supply reaching 3.135 V to time of output toggling			10	ms

### 6.20 2-Level Logic Input Characteristics (HW\_SW\_CTRL, PDN, GPIO[5:0])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IH</sub>	Input High Voltage	1.2			V		
V <sub>IL</sub>	Input Low Voltage				0.6	V	
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> = VDD_DIG			–40	40	μA
I <sub>IL</sub>	Input Low Current	V <sub>IL</sub> = GND			–40	40	μA
C <sub>IN</sub>	Input Capacitance				2	pF	

### 6.21 3-Level Logic Input Characteristics (REFSEL, GPIO[3:1])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IH</sub>	Input High Voltage	1.4			V		
V <sub>IM</sub>	Input Mid Voltage				0.9	V	
V <sub>IL</sub>	Input Low Voltage				0.4	V	
I <sub>IH</sub>	Input High Current	V <sub>IH</sub> = VDD_DIG			–40	40	μA
I <sub>IL</sub>	Input Low Current	V <sub>IL</sub> = GND			–40	40	μA
C <sub>IN</sub>	Input Capacitance				2	pF	

### 6.22 Analog Input Characteristics (GPIO[5])

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C, pulldown resistor on GPIO[5] to GND as specified below, HW\_SW\_CTRL = 0

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>ctrl</sub>	Control voltage range	0			VDD_DIG	V
V <sub>IN_XO</sub> V <sub>IN_XO</sub> OFF SET_STEP	Input Voltage for XO Frequency Offset Step Selection on GPIO[5]	50 Ω to GND: Selects on-chip capacitive load set by R88 and R89			50	mV
		2.32 kΩ to GND: Selects on-chip capacitive load set by R90 and R91			200	
		5.62 kΩ to GND: Selects on-chip capacitive load set by R92 and R93			400	
		10.5 kΩ to GND: Selects on-chip capacitive load set by R94 and R95			600	
		18.7 kΩ to GND: Selects on-chip capacitive load set by R96 and R97			800	
		34.8 kΩ to GND: Selects on-chip capacitive load set by R98 and R99			1000	
		84.5 kΩ to GND: Selects on-chip capacitive load set by R100 and R101			1200	
		Left floating: Selects on-chip capacitive load set by R102 and R103			1400	
t <sub>DELAY</sub>	Delay between voltage changes on GPIO[5] pin				100	ms

## 6.23 I<sup>2</sup>C-Compatible Interface Characteristics (SDA, SCL)

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = –40°C to 85°C

PARAMETER <sup>(1) (2)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IH</sub>	Input High Voltage	1.2			V	
V <sub>IL</sub>	Input Low Voltage			0.6	V	
I <sub>IH</sub>	Input Leakage	–40		40	μA	
C <sub>IN</sub>	Input Capacitance		2		pF	
C <sub>OUT</sub>	Input Capacitance			400	pF	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3 mA		0.6	V	
f <sub>SCL</sub>	I <sup>2</sup> C Clock Rate	100		400	kHz	
t <sub>SU_STA</sub>	START Condition Setup Time	SCL high before SDA low		0.6	μs	
t <sub>H_STA</sub>	START Condition Hold Time	SCL low after SDA low		0.6	μs	
t <sub>PH_STA</sub>	SCL Pulse Width High			0.6	μs	
t <sub>PL_STA</sub>	SCL Pulse Width Low			1.3	μs	
t <sub>H_SDA</sub>	SDA Hold Time	SDA valid after SCL low		0	0.9	μs
t <sub>SU_SDA</sub>	SDA Setup Time			115	ns	
t <sub>R_IN</sub> / t <sub>F_IN</sub>	SCL/SDA Input Rise and Fall Time			300	ns	
t <sub>F_OUT</sub>	SDA Output Fall Time	C <sub>BUS</sub> = 10 pF to 400 pF		250	ns	
t <sub>SU_STOP</sub>	STOP Condition Setup Time			0.6	μs	
t <sub>BUS</sub>	Bus Free Time between STOP and START			1.3	μs	

(1) Total capacitive load for each bus line ≤ 400 pF.

(2) Verified by design.

## 6.24 Typical 156.25-MHz, Closed-Loop Output Phase Noise Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V, VDDO\_x = 1.8 V, 2.5 V, 3.3 V, T<sub>A</sub> = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, Integer-N PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, Output Type = AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS

PARAMETER <sup>(1) (2)</sup>	OUTPUT TYPE	UNIT	
phn <sub>10k</sub>	Phase noise at 10-kHz offset	–143, –142, –142, –141, –139	dBc/Hz
phn <sub>50k</sub>	Phase noise at 50-kHz offset	–143.5, –143, –143, –142, –141	dBc/Hz
phn <sub>100k</sub>	Phase noise at 100-kHz offset	–144, –144, –144, –144, –143	dBc/Hz
phn <sub>500k</sub>	Phase noise at 500-kHz offset	–146, –146, –146, –146, –145	dBc/Hz
phn <sub>1M</sub>	Phase noise at 1-MHz offset	–149.5, –149, –149, –149, –149	dBc/Hz
phn <sub>5M</sub>	Phase noise at 5-MHz offset	–160.5, –160, –160, –159, –158	dBc/Hz
phn <sub>20M</sub>	Phase noise at 20-MHz offset	–164.5, –164, –164, –161, –159	dBc/Hz
RJ	Random Jitter integrated from 10-kHz to 20-MHz offsets	96, 99, 99, 107, 119	fs, RMS

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

(2) Jitter specifications apply for differential output formats with low-jitter differential input clock or crystal input. Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single-ended converter (balun or buffer).

## 6.25 Typical 161.1328125-MHz, Closed-Loop Output Phase Noise Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V, VDDO\_x = 1.8 V, 2.5 V, 3.3 V, T<sub>A</sub> = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, Fractional-N PLL bandwidth = 400 kHz, VCO Frequency = 5.15625 GHz, Post Divider = 8, Output Divider = 4, Output Type = AC-LVPECL/AC-LVDS/AC-CML/HCSL/LVCMOS

PARAMETER <sup>(1) (2)</sup>		OUTPUT TYPE					UNIT
phn <sub>10k</sub>	Phase noise at 10-kHz offset	-136	-136	-136	-135	-135	dBc/Hz
phn <sub>50k</sub>	Phase noise at 50-kHz offset	-139	-139	-139	-139	-139	dBc/Hz
phn <sub>100k</sub>	Phase noise at 100-kHz offset	-140	-140	-140	-140	-140	dBc/Hz
phn <sub>500k</sub>	Phase noise at 500-kHz offset	-142	-142	-142	-142	-142	dBc/Hz
phn <sub>1M</sub>	Phase noise at 1-MHz offset	-150	-150	-150	-149	-149	dBc/Hz
phn <sub>5M</sub>	Phase noise at 5-MHz offset	-160.5	-160	-160	-159	-158	dBc/Hz
phn <sub>20M</sub>	Phase noise at 20-MHz offset	-164.5	-164	-164	-161	-159	dBc/Hz
RJ	Random Jitter integrated from 10-kHz to 20-MHz offsets	120	122	122	130	136	fs, RMS

- (1) Refer to [Parameter Measurement Information](#) for relevant test conditions.  
 (2) Jitter specifications apply for differential output formats with low-jitter differential input clock or crystal input. Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single-ended converter (balun or buffer).

## 6.26 Closed-Loop Output Jitter Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V ± 5%, VDDO\_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, T<sub>A</sub> = -40°C to 85°C, Integer-N PLL with 4.8-GHz, 4.9152-GHz, 4.97664-GHz, 5-GHz or 5.1-GHz VCO, 400 kHz PLL bandwidth and doubler enabled or disabled, Fractional-N PLL with 4.8-GHz, 4.9152-GHz, 4.944-GHz, 4.97664-GHz, 5-GHz, 5.15-GHz or 5.15625-GHz VCO, 400-kHz bandwidth and doubler enabled or disabled, 1.8-V or 3.3-V LVCMOS output load of 2 pF to GND, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100-Ω differential load, HCSL outputs with 50 Ω || 2 pF to GND. <sup>(1) (2) (3) (4)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RJ RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	19.2-MHz, 25-MHz, 27-MHz, 38.88-MHz crystal, Integer-N PLL1 or PLL2, f <sub>OUT</sub> ≥ 100 MHz, all differential output types		120	200	fs, RMS
RJ RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	19.2-MHz, 25-MHz, 27-MHz, 38.88-MHz crystal, Fractional-N PLL1 or PLL2, f <sub>OUT</sub> ≥ 100 MHz, all differential output types		200	350	fs, RMS
RJ RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	50-MHz crystal, Integer-N PLL1 or PLL2, f <sub>OUT</sub> = 156.25 MHz, all differential output types		100	150	fs, RMS
RJ RMS Phase Jitter (12 kHz – 20 MHz) (1 kHz – 5 MHz)	50-MHz crystal, Fractional-N PLL1 or PLL2, f <sub>OUT</sub> = 155.52 MHz, all differential output types		140	210	fs, RMS
RJ RMS Phase Jitter (12 kHz – 20 MHz) (12 kHz – 5 MHz)	f <sub>OUT</sub> ≥ 10 MHz, 1.8-V or 3.3-V LVCMOS output, Integer-N or Fractional-N PLL1 or PLL2			800	fs, RMS

- (1) Phase jitter measured with Agilent E5052 source signal analyzer using a differential-to single-ended converter (balun or buffer) for differential outputs.  
 (2) Verified with crystals specified for a load capacitance of C<sub>L</sub> = 9 pF. PCB stray capacitance was measured to be 1 pF. Crystals tested: 19.44-MHz TXC (Part Number: 7M19472001), 25-MHz TXC (Part Number: 7M25072001), 38.88-MHz TXC (Part Number: 7M38872001).  
 (3) Refer to [Parameter Measurement Information](#) for relevant test conditions.  
 (4) For output frequency < 40 MHz, integration band for RMS phase jitter is 12 kHz – 5 MHz.



## 6.27 PCIe Clock Output Jitter

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V, VDDO\_x = 1.8 V, 2.5 V, 3.3 V, T<sub>A</sub> = 25°C, Reference Input = 25-MHz crystal, OUT = 100-MHz HCSL

PARAMETER		TEST CONDITIONS	TYP	PCIe Spec	UNIT
RJ <sub>GEN3</sub>	PCIe Gen 3 Common Clock	PCIe Gen 3 transfer function applied <sup>(1)</sup>	25	1000	fs RMS
RJ <sub>GEN4</sub>	PCIe Gen 4 Common Clock	PCIe Gen 4 transfer function applied <sup>(1)</sup>	25	500	fs RMS
RJ <sub>GEN5</sub>	PCIe Gen 5 Common Clock	PCIe Gen 5 transfer function applied <sup>(1)</sup>	25	150	fs RMS
RJ <sub>GEN6</sub>	PCIe Gen 6 Common Clock	PCIe Gen 6 transfer function applied <sup>(1)</sup>	25	100	fs RMS

(1) Excludes oscilloscope sampling noise

## 6.28 Typical Power Supply Noise Rejection Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V, VDDO\_x = 3.3 V, T<sub>A</sub> = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100-Ω differential load, HCSL outputs with 50 Ω || 2 pF to GND, sinusoidal noise injected in either of the following supply nodes: VDD\_IN, VDD\_PLL, VDD\_DIG or VDDO\_x.

PARAMETER <sup>(1)</sup>		50-mV RIPPLE ON SUPPLY TYPE					UNIT
PSNR <sub>50k</sub>	50-kHz spur on 156.25-MHz output	-86	-87	-87	-110	-103	dBc
PSNR <sub>100k</sub>	100-kHz spur on 156.25-MHz output	-85	-86	-86	-110	-98	dBc
PSNR <sub>500k</sub>	500-kHz spur on 156.25-MHz output	-87	-89	-89	-110	-97	dBc
PSNR <sub>1M</sub>	1-MHz spur on 156.25-MHz output	-91	-92	-92	-110	-94	dBc

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.

## 6.29 Typical Power Supply Noise Rejection Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3 V, VDDO\_x = 1.8 V, T<sub>A</sub> = 25°C, Reference Input = 50 MHz, PFD = 100 MHz, PLL bandwidth = 400 kHz, VCO Frequency = 5 GHz, Post Divider = 8, Output Divider = 4, AC-LVPECL/AC-LVDS/CML output pair AC-coupled to 100-Ω differential load, HCSL outputs with 50 Ω || 2 pF to GND, sinusoidal noise injected in VDDO\_x.

PARAMETER <sup>(1)</sup>		50-mV RIPPLE ON SUPPLY TYPE					UNIT
PSNR <sub>50k</sub>	50-kHz spur on 156.25-MHz output	n/a	n/a	n/a	n/a	-93	dBc
PSNR <sub>100k</sub>	100-kHz spur on 156.25-MHz output	n/a	n/a	n/a	n/a	-88	dBc
PSNR <sub>500k</sub>	500-kHz spur on 156.25-MHz output	n/a	n/a	n/a	n/a	-78	dBc
PSNR <sub>1M</sub>	1-MHz spur on 156.25-MHz output	n/a	n/a	n/a	n/a	-74	dBc

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.




### 6.30 Typical Closed-Loop Output Spur Characteristics

VDD\_IN / VDD\_PLL1 / VDD\_PLL2 / VDD\_DIG = 3.3V, VDDO\_x = 1.8 V, 2.5 V, 3.3 V, T<sub>A</sub> = –40°C to 85°C, 50-MHz reference input, 156.25-MHz or 125-MHz output with VCO Frequency = 5 GHz, Integer-N PLL, PLL Bandwidth = 400 kHz, Post Divider = 8, Output Divider = 4 or 5, 161.1328125-MHz output with VCO Frequency = 5.15625 GHz, Fractional-N PLL, PLL Bandwidth = 400 kHz, Post Divider = 8, Output Divider = 4, LVCMOS output load of 2 pF to GND, AC-LVPECL/AC-LVDS/AC-CML output pair AC-coupled to 100-Ω differential load, HCSL outputs with 50 Ω || 2 pF to GND


PARAMETER <sup>(1)</sup>		CONDITION	OUTPUT TYPE					UNIT
P <sub>SPUR-PFD</sub>	PFD/Reference Clock Spurs	156.25 ± 78.125 MHz	–77	–74	–76	–73	–75	dBc
P <sub>SPUR-PFD</sub>	PFD/Reference Clock Spurs	161.1328125 ± 80.56640625 MHz	–80	–77	–79	–77	–82	dBc
P <sub>SPUR-FRAC</sub>	Largest Fractional PLL Spurs	161.1328125 ± 80.56640625 MHz	–74	–73	–76	–73	–74	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (PLL1 operational)	f <sub>VICTIM</sub> = 156.25 MHz OUT4, f <sub>AGGR</sub> = 125 MHz OUT5, AC-LVPECL aggressor	–73	–70	–70	–67	–74	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (PLL1 operational)	f <sub>VICTIM</sub> = 156.25 MHz OUT4, f <sub>AGGR</sub> = 125 MHz OUT5, AC-LVDS aggressor	–76	–74	–75	–71	–79	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (PLL1 operational)	f <sub>VICTIM</sub> = 156.25 MHz OUT4, f <sub>AGGR</sub> = 125 MHz OUT5, HCSL aggressor	–78	–74	–75	–72	–77	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (PLL1 operational)	f <sub>VICTIM</sub> = 156.25 MHz OUT4, f <sub>AGGR</sub> = 125 MHz OUT5, LVCMOS aggressor	–72	–70	–71	–66	–73	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (Both PLLs operational)	f <sub>VICTIM</sub> = 161.1328125 MHz OUT4, f <sub>AGGR</sub> = 156.25 MHz OUT5, AC-LVPECL aggressor	–69	–65	–67	–63	–73	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (Both PLLs operational)	f <sub>VICTIM</sub> = 161.1328125 MHz OUT4, f <sub>AGGR</sub> = 156.25 MHz OUT5, AC-LVDS aggressor	–73	–71	–72	–69	–82	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (Both PLLs operational)	f <sub>VICTIM</sub> = 161.1328125 MHz OUT4, f <sub>AGGR</sub> = 156.25 MHz OUT5, HCSL aggressor	–79	–75	–76	–69	–75	dBc
P <sub>SPUR-OUT</sub>	Output Channel-to-channel Isolation (Both PLLs operational)	f <sub>VICTIM</sub> = 161.1328125 MHz OUT4, f <sub>AGGR</sub> = 156.25 MHz OUT5, LVCMOS aggressor	–71	–69	–69	65	–74	dBc

(1) Refer to [Parameter Measurement Information](#) for relevant test conditions.


### 6.31 Typical Characteristics




**Figure 6-1. PLL Figure of Merit (FOM) vs. Slew Rate**




**Figure 6-2. Closed-Loop Phase Noise of AC-LVPECL Outputs at 156.25 MHz With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-3. Closed-Loop Phase Noise of AC-LVDS Outputs at 156.25 MHz With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-4. Closed-Loop Phase Noise of AC-CML Outputs at 156.25 MHz With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-5. Closed-Loop Phase Noise of HCSL Outputs at 156.25 MHz With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-6. Closed-Loop Phase Noise of AC-LVPECL Outputs at 161.1328125 MHz With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-7. Closed-Loop Phase Noise of AC-LVDS Outputs at 161.1328125 MHz With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-8. Closed-Loop Phase Noise of AC-CML Outputs at 161.1328125 MHz With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-9. Closed-Loop Phase Noise of HCSL Outputs at 161.1328125 MHz With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-10. 156.25 ± 78.125-MHz AC-LVPECL Output Spectrum With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-11. 156.25 ± 78.125-MHz AC-LVDS Output Spectrum With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-12. 156.25 ± 78.125-MHz AC-CML Output Spectrum With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-13. 156.25 ± 78.125-MHz HCSL Output Spectrum With PLL Bandwidth at 1 MHz, Integer N PLL, 50-MHz Crystal Input, 5-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-14. 161.1328125 ± 80.56640625-MHz AC-LVPECL Output Spectrum With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-15. 161.1328125 ± 80.56640625-MHz AC-LVDS Output Spectrum With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-16. 161.1328125 ± 80.56640625-MHz AC-CML Output Spectrum With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-17. 161.1328125 ± 80.56640625-MHz HCSL Output Spectrum With PLL Bandwidth at 400 kHz, Fractional N PLL, 50-MHz Crystal Input, 5.15625-GHz VCO Frequency, Post Divider = 8, Output Divider = 4**




**Figure 6-18. AC-LVPECL Differential Output Swing vs. Frequency**




**Figure 6-19. AC-LVDS Differential Output Swing vs. Frequency**




**Figure 6-20. AC-CML Differential Output Swing vs. Frequency**



**Figure 6-21. HCSL Differential Output Swing vs. Frequency**



**Figure 6-22. 1.8-V LVCMOS (on OUT[7:0]) Output Swing vs. Frequency**




**Figure 6-23. 3.3-V LVCMOS (on STATUS[1:0]) Output Swing vs. Frequency**


## 7 Parameter Measurement Information

### 7.1 Test Configurations


This section describes the characterization test setup of each block in the LMK03328.




**Figure 7-1. LVC MOS Output DC Configuration During Device Test**




**Figure 7-2. LVC MOS Output AC Configuration During Device Test**



**Figure 7-3. AC-LVPECL, AC-LVDS, AC-CML Output DC Configuration During Device Test**



**Figure 7-4. HCSL Output DC Configuration During Device Test**



**Figure 7-5. AC-LVPECL, AC-LVDS, AC-CML Output AC Configuration During Device Test**




Figure 7-6. HCSL Output AC Configuration During Device Test




Figure 7-7. LVCMOS Primary Input DC Configuration During Device Test




Figure 7-8. LVCMOS Secondary Input DC Configuration During Device Test




Figure 7-9. LVDS Input DC Configuration During Device Test




Figure 7-10. LVPECL Input DC Configuration During Device Test







Figure 7-11. HCSL Input DC Configuration During Device Test




**Figure 7-12. Differential Input AC Configuration During Device Test**




**Figure 7-13. Crystal Reference Input Configuration During Device Test**



**Figure 7-14. PSNR Test Setup**




**Figure 7-15. Differential Output Voltage and Rise/Fall Time**



**Figure 7-16. Single-Ended Output Voltage and Rise/Fall Time**





**Figure 7-17. Differential and Single-Ended Output Skew**

## 8 Detailed Description

### 8.1 Overview

The LMK03328 generates eight outputs with less than 0.2-ps rms maximum random jitter in integer PLL mode and less than 0.35-ps rms maximum random jitter in fractional PLL mode through either a crystal input or a clean external reference input.

For each PLL, a differential/single-ended clock or crystal input can be selected as the PLL reference clock. The selected PLL reference input can be used to lock the VCO frequency at an integer or fractional multiple of the reference input frequency. The VCO frequency for the respective PLLs can be tuned between 4.8 GHz and 5.4 GHz. Both PLL/VCOs are equivalent in performance and functionality. Each PLL offers the flexibility to select a predefined or user-defined loop bandwidth, depending on the needs of the application. Each PLL has a post-divider that can be selected between divide-by 2, 3, 4, 5, 6, 7, or 8.

All the output channels can select the divided-down VCO clock from PLL1 or PLL2 as the source for the output divider to set the final output frequency. Some output channels can also independently select the reference input for PLL1 or PLL2 as an alternative source to be bypassed to the corresponding output buffers. The 8-bit output dividers support a divide range of 1 to 256 (even or odd), output frequencies up to 1 GHz, and output phase synchronization capability.


All output pairs are ground-referenced CML drivers with programmable swing that can be interfaced to LVDS or LVPECL or CML receivers with AC coupling. All output pairs can also be independently configured as HCSL outputs or 2x 1.8-V LVCMOS outputs. The outputs offer lower power at 1.8 V, higher performance and power supply noise immunity, and lower EMI compared to voltage-referenced driver designs (such as traditional LVDS and LVPECL drivers). Two additional 3.3-V LVCMOS outputs can be obtained through the STATUS pins. This is an optional feature in case 3.3-V LVCMOS outputs are required and device status signals are not.

The device allows a self start-up from the on-chip programmable EEPROM or pre-defined ROM memory, which offers multiple custom device modes engineers can select through the pin control to eliminate the need for serial programming. The device registers and on-chip EEPROM settings are fully programmable through a I<sup>2</sup>C-compatible serial interface. The device target address is programmable in both EEPROM and LSBs, and can be set with a 3-state pin.

The device provides two frequency margining options with glitch-free operation to support system design verification tests (DVT), such as standard compliance and system timing margin testing. A low-cost pullable crystal on the internal crystal oscillator (XO) can support fine frequency margining (in pmm) if the engineer selects this input as the reference to the PLL synthesizer. The frequency margining range is determined by the trim sensitivity of the crystal and the on-chip varactor range. XO frequency margining can be controlled through a pin or I<sup>2</sup>C control for ease-of-use and high flexibility. Coarse frequency margining (in %) is available on any output channel by changing the output divide value through the I<sup>2</sup>C interface, which synchronously stops and restarts the output clock to prevent a glitch or runt pulse when the divider is changed.

Internal power conditioning provides excellent power-supply noise rejection (PSNR), which can reduce the cost and complexity of the power delivery network. The analog and digital core blocks operate from a 3.3-V  $\pm$  5% supply, and the output blocks operate from a 1.8-V, 2.5-V, or 3.3-V  $\pm$  5% supply.

## 8.2 Functional Block Diagram



### Note

Input and Control blocks are compatible with 1.8-V, 2.5-V, and 3.3-V I/O voltage levels.

## 8.3 Feature Description

### 8.3.1 Device Block-Level Description

The LMK03328 includes two on-chip fractional PLLs with integrated VCOs, and each VCO supports a frequency range of 4.8 GHz to 5.4 GHz. Each PLL block has a input selection MUX, a phase frequency detector (PFD), a charge pump, an on-chip passive loop filter that only requires an external capacitor to ground, a feedback divider that can support both integer and fractional values and a delta sigma engine for spur suppression in fractional PLL mode. The universal inputs support single-ended and differential clocks in 1-MHz to 300-MHz frequencies, the secondary input can support crystals in 10-MHz to 52-MHz frequencies. When the PLLs operate with the crystal as the reference, the engineers can change the on-chip capacitor loaded on each leg of the crystal to margin the output frequencies. The combination of integer output dividers and universal output buffers then completes the device.

The PLLs are powered by on-chip low dropout (LDO), linear voltage regulators, and the regulated supply network is partitioned such that the sensitive analog supplies are running from separate LDOs than the digital supplies that use a dedicated LDO. The LDOs provide isolation for the PLL from any noise in the external power supply rail that has a PSNR of better than  $-70$  dBc at 50-kHz to 1-MHz ripple frequencies for 1.8-V output supplies, or a PSNR better than  $-80$  dBc at 50-kHz to 1-MHz ripple frequencies for  $> 2.5$ -V output supplies. The engineer must connect each regulator capacitor pin to ground with a 10- $\mu$ F capacitor to provide stability.

### 8.3.2 Device Configuration Control

[Figure 8-1](#) shows the relationships between device states, the configuration pins, device initialization and configuration, and device operational modes.

In hard pin configuration mode, the state of the configuration pins determines the configuration of the device as selected from all device states programmed in the on-chip EEPROM. In soft pin configuration mode, the state of the configuration pins determines the initialized state of the device as programmed in the on-chip EEPROM.

In either mode, the host can update any device configuration after the device enables the host interface to write a sequence that updates the device registers. When the device configuration is set, the host can also write to the on-chip EEPROM for a new set of power-up defaults based on the configuration pin settings in the soft pin configuration mode. The engineer can change the state of the HW\_SW\_CTRL pin and trigger a device power cycle through the PDN pin to transition the device from hard pin mode to soft pin mode. In reset mode, the device disables the outputs so that unwanted sporadic activity associated with device initialization does not appear on the device outputs. [Table 8-1](#) lists the functionality of the GPIO[5:0] pins during hard pin and soft pin modes.




Figure 8-1. LMK03328 Simplified Programming Flow

Table 8-1. GPIO Pin Mapping for Hard Pin Mode and Soft Pin Mode

PIN NAME	HARD PIN MODE		SOFT PIN MODE	
	FUNCTION	STATE	FUNCTION	STATE
GPIO0	ROM page select for hard pin mode	2	Output synchronization (active low)	2
GPIO1		2	I <sup>2</sup> C target address LSB select	3
GPIO2		2	EEPROM page select for soft pin mode or register default mode	3
GPIO3		2		3
GPIO4		2	Frequency margining enable	2
GPIO5		2	Frequency margining offset select	8

### 8.3.2.1 Hard Pin Mode (HW\_SW\_CTRL = 1)

In this mode, the GPIO[5:0] pins allow hardware pin configuration of the PLL synthesizer, the synthesizer input clock selection, and output frequency and type selection. I<sup>2</sup>C is still enabled and the LSB of device address is set to 0x0. The GPIO pins are 2-state and are sampled and latched at POR, and the combination selects one of 64 page settings that are predefined in on-chip EEPROM. In this mode, the automatic output divider and PLL post divider synchronization is performed on either power-up or after toggling PDN. [Table 8-14](#), [Table 8-15](#), [Table 8-16](#), [Table 8-17](#) and [Table 8-18](#) show the pre-defined ROM configurations according to the GPIO[5:0] pin settings.

The following sections show the blocks configured by the GPIO[5:0] pins.

### 8.3.2.1.1 PLL Blocks

Sets the PLL synthesizer frequency and loop bandwidth by configuring registers related to the PLL dividers, input frequency doubler, and PLL power down.

### 8.3.2.1.2 Output Buffer Auto Mute

When the selected source of an output MUX is invalid (for example, the PLL is unlocked or selected reference input is not present), the individual output mute controls determines the output mute state per the ROM default settings (CH\_x\_MUTE=0x1, CHx\_MUTE\_LVL=0x3):

1. In differential mode, the positive output node is driven to the internal regulator output voltage rail (when AC-coupled to load) and the negative output node is driven to the GND rail.
2. In LVCMOS mode, assuming there is a DC connection to the receiver, the output in a *mute* condition is forced LOW.

### 8.3.2.1.3 Input Block

The input block sets the input type for primary and secondary inputs, selects the input MUX type for each PLL, and selects the R divider values for primary input to each input MUX.

### 8.3.2.1.4 Channel Mux

The channel mux controls the channel mux selection for each channel.

### 8.3.2.1.5 Output Divider

The output divider sets the 8-bit output divide value for each channel (/1 to /256).

### 8.3.2.1.6 Output Driver Format

The output driver format selects the output format for each driver pair or disable channel.

### 8.3.2.1.7 Status MUX, Divider and Slew Rate

These blocks select the status pins as either 3.3-V LVCMOS PLL clock outputs or status outputs. When configured as LVCMOS clock outputs, these blocks select divider values and rise or fall time settings.

### 8.3.2.2 Soft Pin Programming Mode (HW\_SW\_CTRL = 0)

In this mode, I<sup>2</sup>C is enabled and GPIO[3:2] are purposed as 3-state pins (tied to VDD\_DIG, GND, or V<sub>IM</sub>) and are used to select one of 6 EEPROM pages and one register default setting (2 of 9 states are invalid). GPIO[0] is purposed as a 2-state output synchronization (active-low SYNCN) function, and GPIO[1] is purposed as a 3-state I<sup>2</sup>C address function to change last 2 bits of I<sup>2</sup>C address (ADD; 0x0 is GND, 0x1 is V<sub>IM</sub>, and 0x3 is VDD\_DIG). GPIO[5] is purposed as a multi-state input for the MARGIN function, and GPIO[4] is purposed as an input that enables or disables hardware margining. The GPIO pins are sampled and latched at POR.

---

#### Note

No software reset or power cycling must occur during EEPROM programming to avoid corruption. Refer to [Programming](#) for more details on the EEPROM programming.

---

GPIO[3:2] allows hardware pin configuration for the PLL synthesizers, the respective input clock selection modes, the crystal input frequency margining option, all output channel blocks comprised of channel muxes, dividers, and output drivers. The GPIO inputs[3:2] are sampled and latched at power-on reset (POR), and select one of 6 EEPROM pages which are custom-programmable. When GPIO[3:2] are left floating, EEPROM is not used and the hardware register default settings are loaded. [Table 8-9](#), [Table 8-10](#), [Table 8-11](#), [Table 8-12](#), and [Table 8-13](#) show the predefined EEPROM configurations according to the GPIO[3:2] pin settings.

The following sections provide a brief overview of each block register settings configured by the GPIO[3:2] pin modes.

### 8.3.2.2.1 Device Config Space

An 8-b for unique identifier programmed to EEPROM that can be used to distinguish between each EEPROM page.

### 8.3.2.2.2 PLL Blocks

The PLL blocks set the PLL synthesizer frequency and loop bandwidth by configuring registers related to the PLL dividers, input frequency doubler, and PLL power down.

### 8.3.2.2.3 Output Buffer Auto Mute

When the selected source of an output MUX is invalid (for example, the PLL is unlocked or the selected reference input is not present), the individual output mute controls determines output mute state per the EEPROM default settings (CH\_x\_MUTE=0x1, CHx\_MUTE\_LVL=0x3):

1. In differential mode, the positive output node is driven to the internal regulator output voltage rail (when AC-coupled to load) and the negative output node is driven to the GND rail.
2. In LVCMOS mode, assuming there is a DC connection to the receiver, the output in a *mute* condition is forced LOW.

### 8.3.2.2.4 Input Block

The input block sets the input type for primary and secondary inputs, selects input MUX type for each PLL and selects R divider values for primary input to each input MUX.

### 8.3.2.2.5 Channel Mux

The channel mux controls the channel mux selection for each channel.

### 8.3.2.2.6 Output Divider

The output dividers set the 8-bit output divide value for each channel (/1 to /256).

### 8.3.2.2.7 Output Driver Format


The output driver format selects the output format for each driver pair or disable channel.

### 8.3.2.2.8 Status MUX, Divider, and Slew Rate

These blocks select the status pins as either 3.3-V LVCMOS PLL clock outputs or status outputs. When configured as LVCMOS clock outputs, these blocks select divider values and rise or fall time settings.

### 8.3.2.3 Register File Reference Convention

Figure 8-2 shows the method that this document employs to refer to an individual register bit or a grouping of register bits. If a drawing or text references an individual bit the format is to specify the register number first and the bit number second. The LMK03328 contains 124 registers that are 8 bits wide. The register addresses and the bit positions both begin with the number zero (0). A period separates the register address and bit address. The first bit in the register file is address 'R0.0,' which means that the bit is located in Register 0 and is bit position 0. The last bit in the register file is address 'R31.7' referring to the 8th bit of register address 31 (the 32nd register in the device). Figure 8-2 lists specific bit positions as a number contained within a box. A box with the register address encloses the group of boxes that represent the bits relevant to the specific device circuitry in context.



**Figure 8-2. LMK03328 Register Reference Format**

## 8.4 Device Functional Modes

The 2 PLLs in LMK03328 can be configured to accommodate various input and output frequencies either through the I<sup>2</sup>C programming interface or, in the absence of programming, the PLL can be configured by the ROM page, EEPROM page, or register default settings selected through the control pins. The PLLs can be configured by setting the Smart Input MUX, Reference Divider, PLL Loop Filter, Feedback Divider, Prescaler Divider, and Output Dividers.

For each PLL to operate in closed-loop mode, the following condition in Equation 1 must be met when using primary input or secondary input for the reference clock ( $F_{REF}$ ).

$$F_{VCO} = (F_{REF}/R) \times D \times [(INT + NUM/DEN)/M] \quad (1)$$

where

- $F_{VCO}$ : PLL/VCO Frequency
- $F_{REF}$ : Frequency of selected reference input clock
- D: PLL input frequency doubler, 1=Disabled, 2=Enabled
- INT: PLL feedback divider integer value (12 bits, 1 to 4095)
- NUM: PLL feedback divider fractional numerator value (22 bits, 0 to 4194303)
- DEN: PLL feedback divider fractional denominator value (22 bits, 1 to 4194303)
- R: Primary reference divider value (3 bits, 1 to 8); R = 1 for secondary reference
- M: PLL reference input divider value (5 bits, 1 to 32)

where

- $F_{VCO}$ : PLL/VCO Frequency
- $F_{REF}$ : Frequency of selected reference input clock
- D: PLL input frequency doubler, 1=Disabled, 2=Enabled
- N: PLL feedback divider integer value (12 bits, 1 to 4095)
- R: Primary reference divider value (3 bits, 1 to 8); R = 1 for secondary reference
- M: PLL reference input divider value (5 bits, 1 to 32)

The output frequency is related to the PLL/VCO frequency or the reference input frequency (based on the output MUX selection) as given in Equation 2 or Equation 3.

$$F_{OUT} = F_{REF} \text{ when reference input clock selected by OUTMUX} \quad (2)$$

$$F_{OUT} = F_{VCO} / (P \times OUTDIV) \text{ when PLL is selected by OUTMUX} \quad (3)$$

where

- OUTDIV: Output divider value (8 bits, 1 to 256)
- P: PLL post-divider value (2, 3, 4, 5, 6, 7, 8)

### 8.4.1 Smart Input MUX

Each PLL has a dedicated Smart Input MUX. The input selection mode per PLL can be configured using the 3-state REFSEL pin or programmed through the I<sup>2</sup>C. The Smart Input MUX supports auto switching and manual switching using the control pin (or through a register). The Smart Input MUX is designed such that glitches created during switching in both auto and manual modes are suppressed at the MUX output.

In the automatic mode, the frequencies of both primary (PRIREF) and secondary (SECREF) input clocks must be within 2000 ppm. The input clocks can be in any phase. To minimize phase jump at the output, TI recommends to set a very low PLL loop bandwidth, R29.7 = 1, and R51.7 = 1. The output that is not muted must have the respective mute bypass bit in R20 and R21 set to 0x0 to verify that this output is available during an input switchover event. If the primary reference is unavailable, the input MUX automatically switches from the primary reference to the secondary reference. If primary reference is detected and available again, the input MUX switches back to the primary reference. When both the primary and secondary references are unavailable,



the input MUX waits on secondary reference until the input MUX detects that the primary or secondary reference is available again. In the case where both the primary and secondary reference inputs are unavailable, LOS is active and the PLL outputs are automatically disabled. Figure 8-3 shows the timing diagram of an auto switch at the input MUX.




Figure 8-3. Smart Input MUX Auto Switch Mode Timing Diagram

R50[3-0] are the register bits that control the smart input MUX for PLL2 and PLL1, respectively, and these bits can be programmed through the I<sup>2</sup>C. Table 8-2 shows the input clock selection options for both PLLs that are supported through the I<sup>2</sup>C programming and REFSEL pin.

Table 8-2. Input Clock Selection Through I<sup>2</sup>C Programming or REFSEL Pin

R50.3 / R50.1	R50.2 / R50.0	REFSEL	MODE	PLL REFERENCE
0	0	X	Automatic	PLL1 and/or PLL2 prefers primary
0	1	0	Manual	PLL1 selects primary, PLL2 select secondary
0	1	V <sub>IM</sub>	Manual	PLL1 prefers primary, PLL2 selects secondary
0	1	1	Automatic	PLL1 and PLL2 prefers primary
1	0	X	Manual	PLL1 and/or PLL2 selects primary
1	1	X	Manual	PLL1 and/or PLL2 selects secondary

For those applications that require device start-up from a crystal on the secondary input, do a one-time-only switchover to the primary input when the input is available. When the auto switch on the smart MUXes of the PLL are enabled, R51.2 can be set to 0 to automatically disable the secondary crystal input path after the switchover to the primary input is complete. This removes coupling between the primary and secondary inputs and prevents input crosstalk components from appearing at the outputs. However, if the auto switch between the primary and secondary inputs is desired at any point of normal device operation, R51.2 must be set to 1, PLL must be set to a very low loop bandwidth, and R20, R21, and R22 must be set to 0x0 to verify minimal phase hit when the PLLs are relocked after switchover to either primary or secondary inputs. Figure 8-4 shows the flowchart of events triggered when R51.2 is set to 1 or 0.




Figure 8-4. Flowchart Describing Events When R51.2 is Set to 0 or 1

### 8.4.2 Universal Input Buffer (PRI\_REF, SEC\_REF)

The primary reference can support differential or single-ended clocks. The secondary reference can support differential or single-ended clocks and crystals. The differential input buffers on both primary and secondary inputs support internal 50 Ω to ground or 100-Ω termination between P and N, followed by on-chip AC-coupling capacitors to internal self-biased circuitry. Internal biasing is offered before the on-chip AC-coupling capacitors when the clock inputs are AC-coupled externally, and this is enabled by setting R29.0 = 1 (for primary reference) or R29.1 = 1 (for secondary reference). When the clock inputs are DC-coupled, the internal biasing before the on-chip AC-coupling capacitors is disabled by settings R29.0 = 0 (for primary reference) or R29.1 = 0 (for secondary reference). Figure 8-5 shows the differential input buffer termination options implemented on both primary and secondary and the switches (SWLVDS, SWHCSL, SWAC) are controlled by R29[5-0]. Table 8-3 shows the primary and secondary buffer configuration matrix for LVPECL, CML, LVDS, HCSL, and LVCMOS inputs.




Figure 8-5. Differential Input Buffer Termination Options on Primary and Secondary Reference

**Table 8-3. Input Buffer Configuration Matrix on Primary and/or Secondary Reference**


R50.5 / R50.7 <sup>(1)</sup>	R50.4 / R50.6	R29.4 / R29.5	R29.2 / R29.3	R29.0 / R29.1	MODE	EXTERNAL COUPLING	TERMINATION	BIASING
0	1	0	1	1	HCSL	AC	Internal	Internal
0	1	0	1	1	LVDS	AC	Internal	Internal
0	1	0	1	1	LVPECL	AC	Internal	Internal
0	1	0	1	1	CML	AC	Internal	Internal
0	1	1	0	0	HCSL	DC	Internal	External
0	1	0	1	0	LVDS	DC	Internal	External
0	1	0	0	0	LVPECL	DC	External	External
0	1	0	0	0	CML	DC	External	External
0	0	0	0	0	LVC MOS	DC	N/A	N/A

(1) When termination is set to External, internal on-chip termination of LMK03328 must be disabled.


Figure 8-6 through Figure 8-15 show recommendations for interfacing the primary or secondary inputs LMK03328 with LVC MOS, LVPECL, LVDS, CML, and HCSL drivers, respectively.

**Note**


The secondary reference accepts up to 2.6-V maximum swing when LVC MOS input option is selected.




**Figure 8-6. Interfacing LMK03328 Primary Input With 3.3-V LVC MOS Signal**




**Figure 8-7. Interfacing LMK03328 Secondary Input With 3.3-V LVC MOS Signal**




**Figure 8-8. DC-Coupling LMK03328 Inputs With LVPECL Signal**




**Figure 8-9. DC-Coupling LMK03328 Inputs With LVDS Signal**




**Figure 8-10. DC-Coupling LMK03328 Inputs With CML Signal**




**Figure 8-11. DC-Coupling LMK03328 Inputs With HCSL Signal**




**Figure 8-12. AC-Coupling LMK03328 Inputs With LVPECL Signal**



**Figure 8-13. AC-Coupling LMK03328 Inputs With LVDS Signal**



**Figure 8-14. AC-Coupling LMK03328 Inputs With CML Signal**



**Figure 8-15. AC-Coupling LMK03328 Inputs With HCSL Signal**

### 8.4.3 Crystal Input Interface (SEC\_REF)

The LMK03328 implements an input crystal oscillator circuitry, known as the Pierce oscillator, shown in [Figure 8-16](#). The oscillator is enabled when R50.7, R50.6, and R29.1 are set to 1, 0, and 1, respectively. The crystal oscillator circuitry includes programmable on-chip capacitances on each leg of the crystal and a damping resistor intended to minimize the overdriven condition of the crystal. The recommended oscillation mode of operation for the input crystal is the fundamental mode and the recommended type of circuit for the crystal is a parallel resonance with low or high pullability. When the secondary reference is set to crystal input, a crystal must be populated and connected to the SECREF\_P and SECREF\_N pins.

The load capacitance for a crystal refers to all capacitances in the oscillator feedback loop. The capacitances are equal to the amount of capacitance seen between the terminals of the crystal in the circuit. For parallel resonant mode circuits, the correct load capacitance is necessary to provide the oscillation of the crystal within the expected parameters. The LMK03328 has been characterized with 9-pF parallel resonant crystals with a maximum motional resistance of 30  $\Omega$  and maximum drive level of 300  $\mu$ W.


The normalized frequency error of the crystal, due to load capacitance mismatch, can be calculated as [Equation 4](#):

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{L,R} + C_0)} - \frac{C_S}{2(C_{L,A} + C_0)} \quad (4)$$

where

- $C_S$  is the motional capacitance of the crystal
- $C_0$  is the shunt capacitance of the crystal
- $C_{L,R}$  is the rated load capacitance for the crystal
- $C_{L,A}$  is the actual load capacitance in the implemented PCB for the crystal
- $\Delta f$  is the frequency error of the crystal
- $f$  is the rated frequency of the crystal.

The first 3 parameters can be obtained from the crystal vendor.



**Figure 8-16. Crystal Input Interface on Secondary Reference**

If reducing frequency error of the crystal is critical, a crystal with low pullability must be used. If frequency margining or frequency spiking is desired, a crystal with high pullability must be used to verify that the desired frequency offset is added to the nominal oscillation frequency. A total of  $\pm 50$ -ppm pulling range is obtained with a crystal whose ratio of shunt capacitance to motional capacitance ( $C_0/C_1$ ) is no more than 250.

The programmable capacitors on LMK03328 can be tuned from 14 pF to 24 pF in steps of 14 fF using either an analog voltage on GPIO5 in soft pin mode or through the I<sup>2</sup>C in soft pin or hard pin mode. When using crystals with low pullability, the preferred method is to program R86.3 = 1, R86.2 = 0, and program the appropriate binary code to R104 and R105, in this exact order, that sets the required on-chip load capacitance for least frequency error. GPIO4 pin must be tied to VDD and GPIO5 pin must be floating when device is operating in soft pin mode. [Table 8-3](#) shows the binary code for on-chip load capacitance on each leg of crystal.


When using crystals with high pullability, the same method as above can be repeated to set a fixed frequency offset to the nominal oscillation frequency according to [Equation 4](#). In case there is a closed-loop system where the crystal frequency can be dynamically changed based on a control signal, the LMK03328 must operate in soft pin mode, the R86.3 must be programmed to 0, and the R86.2 must be programmed to 1. The GPIO5 pin is now configured as an 8-level input with a full scale range of 0 V to 1.8 V, and every 200 mV corresponds to a frequency change according to [Equation 4](#). There are three possibilities to enable margining feature with the GPIO5:

- Programming R86.3 = 0 and R86.2 = 1. In this case, the status of the GPIO4 pin is ignored.
- When R86.3 = 0 and R86.2 = 0 is programmed, the GPIO4 must be tied to GND. Tying the GPIO4 to VDD disables the GPIO5 for margining purposes, and the R94 and R95 can determine the on-chip load capacitance for the crystal. If any frequency offset is desired at the output, the appropriate binary code must be programmed to R94 and R95.
- When R86.3 = 1 and R86.2 = 0 is programmed, the GPIO4 must be tied to GND. Tying the GPIO4 to VDD disables the GPIO5 for margining purposes and R104 and R105 determine the on-chip load capacitance for

the crystal. If any frequency offset is desired at the output, the appropriate binary code must be programmed to R104 and R105.

There are two possibilities to drive the GPIO5 pin:

- The first method is to achieve the desired voltage between 0 V to 1.8 V according to [Analog Input Characteristics \(GPIO\[5\]\)](#). The pull-down resistor value sets the voltage on the GPIO[5] pin that falls within one of eight settings whose pre-programmed on-chip crystal load capacitances are set by R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102, and R103.
- The second method is using a low-pass filtered PWM signal to drive the 8-level GPIO5 pin as shown in [Figure 8-17](#). The PWM signal can be generated from the frequency difference between a highly stable TCXO and the output of LMK03328 that is provided as a feedback into the GPIO5 pin and used to adjust the on-chip load capacitance on the crystal input to reduce frequency errors from the crystal. This is a quick alternative that produces a frequency error at the output of the LMK03328 and can be acceptable to any application when compared to a full-characterization with a chosen crystal to understand the exact load pulling required to minimize frequency error at the output of the LMK03328. More details on frequency margining are provided in [Application and Implementation](#).



**Figure 8-17. Crystal Load Capacitance Compensation Using PWM Signal**

The incremental load capacitance for each step must be programmed to R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102, and R103 according to the trim sensitivity specifications of the chosen crystal. The least significant bit programmed to any of the XO offset register corresponds to a load capacitance delta of about 0.02 pF on the crystal input pins.

Good layout practices are fundamental to the correct operation and reliability of the oscillator. Locating the crystal components close to the SECREF\_P and SECREF\_N pins is critical to minimize routing distances. Long traces in the oscillator circuit are a very common source of problems. Do not route other signals across the oscillator circuit, and verify that the power and high-frequency traces are routed as far away as possible to avoid crosstalk and noise coupling. If drive level of the crystal must be reduced, a damping resistor (less than 500 Ω) must be accommodated in the layout between the crystal leg and SECREF\_P pin. Vias in the oscillator circuit are recommended primarily for connections to the ground plane. Do not share ground connections, but instead make a separate connection to ground for each component that requires grounding. If possible, place multiple vias in parallel with each connection to the ground plane. The layout must be designed to minimize



stray capacitance across the crystal to less than 2 pF total under all circumstances to provide proper crystal oscillation.

#### **8.4.4 Reference Doubler**

The primary and secondary references each have a frequency doubler that can be enabled by programming R57.4 = 1 for the primary reference and R72.4 = 1 for the secondary reference. Enabling the doubler allows a higher comparison frequency for the PLL and results in a 3-dB reduction in the in-band phase noise of the LMK03328 outputs. However, enabling the doubler poses the requirement of less than 0.5% duty cycle distortion of the reference input to minimize high spurious signals in the LMK03328 outputs. If the reference input duty cycle requirement is not met, the higher order loop filter components (R3 and C3) for each PLL can be used to suppress the reference input spurs.

#### **8.4.5 Reference (R) Divider**

The reference (R) divider is a continuous 3-b counter that is present on the primary reference before the smart input MUX of each PLL. The output of the R divider sets the input frequency for the smart input MUX. The auto-switch capability of the smart input MUX can then be employed as long as the secondary input frequency is no more than 2000 ppm different from the output of the R divider, which is programmed in R52 for PLL1 and R54 for PLL2.

#### **8.4.6 Input (M) Divider**

The input (M) divider is a continuous 5-b counter that is present after the smart input MUX of each PLL. The output of the M divider sets the PFD frequency to the PLL and must be in the range of 1 MHz to 150 MHz. The M divider is programmed in R53 for PLL1 and R55 for PLL2.

#### **8.4.7 Feedback (N) Divider**

The N divider of each PLL includes fractional compensation and can achieve any fractional denominator (DEN) from 1 to 4,194,303. The integer portion, INT, is the whole part of the N divider value and the fractional portion, NUM / DEN, is the remaining fraction. N, NUM, and DEN are programmed in R58, R59, R60, R61, R62, R63, R64, and R65 for PLL1, and in R73, R74, R75, R76, R77, R78, R79, and R80 for PLL2. The total programmed N divider value, N, is determined by:  $N = INT + NUM / DEN$ . The output of the N divider sets the PFD frequency to the PLL and must be in the range of 1 MHz to 150 MHz.

#### **8.4.8 Phase Frequency Detector (PFD)**

The PFD of each PLL takes inputs from the input divider output and the feedback divider output to produce an output that is dependent on the phase and frequency difference between the two inputs. The allowable range of frequencies at the inputs of the PFD is from 1 MHz to 150 MHz.

#### **8.4.9 Charge Pump**

Each PLL has charge pump slices of 0.4 mA, 0.8 mA, 1.6 mA, or 6.4 mA. These slices can be selected in a number of combinations to vary the charge pump current from 0.4 mA to 6.4 mA by programming R57[3-0] for PLL1 and R72[3-0] for PLL2.

#### **8.4.10 Loop Filter**

Each PLL supports programmable loop bandwidth from 200 Hz to 1 MHz. The loop filter components—R2, C1, R3, and C3—can be configured by programming R67, R68, R69, and R70, respectively, for PLL1 and R82, R83, R84, and R85, respectively, for PLL2. C2 for each PLL is an external component that is added on the LF1 or LF2 pins. When PLL1 and/or PLL2 are configured in the fractional mode, R69.0 and/or R84.0 must be set to 1, respectively, and R118[2-0] and/or R132[2-0] must each be set to 0x7, respectively. When PLL1 and/or PLL2 are configured in the integer mode, R69.0 and/or R84.0 must be set to 0, respectively, and R118[2-0] and/or R132[2-0] must each be set to 0x3 for second-order (NOTE: R69 and R84 must each be set to 0x0), or 0x7 for third-order, respectively. To set the PLL1 and/or PLL2' loop bandwidth to 200 Hz, set R120.0 to 1 and/or R134.0 to 0. [Figure 8-18](#) shows the loop filter structure of either PLL.

Setting the PLL to the best possible bandwidth is important to minimize output jitter. A high bandwidth ( $\geq 100$  kHz) provides the best input signal tracking and is therefore desired with a clean input reference (clock generator mode). A low bandwidth ( $\leq 1$  kHz) is desired if the input signal quality is unknown (jitter cleaner mode). TI provides the WEBENCH Clock Architect for easy selection of the right loop filter components.




Figure 8-18. Loop Filter Structure of PLL1 and PLL2

#### 8.4.11 VCO Calibration

Each of the LMK03328 PLLs include a VCO that is designed to use high-Q monolithic inductors to oscillate between 4.8 GHz and 5.4 GHz and have low phase noise characteristics. Each VCO must be calibrated to verify that the clock outputs deliver optimal phase noise performance. Fundamentally, a VCO calibration establishes an optimal operating point within the tuning range of the VCO. While transparent to the user, the LMK03328 and the host system can perform the following steps in a VCO calibration sequence:

1. **Normal Operation** - When the LMK03328 is in normal (operational) mode, the state of the power-down pin (PDN) is high.
2. **Entering the reset state** - If the user wants to initialize the selected pin mode default settings (from ROM, EEPROM, or register default) and initiate a VCO calibration sequence, then the host system must place the device in reset through the PDN pin, with a software reset (R12.7) through the I<sup>2</sup>C, or by removing and restoring device power. Pulling the PDN pin low or setting R12.7 = 0 places the device in the reset state.
3. **Exiting the reset state** - The device calibrates the VCO either by exiting the device reset state or through the device reset command initiated through the host interface. Exiting the reset state occurs automatically after power is applied and/or the system restores the state of the PDN or R12.7 from the low to high state. Exiting the reset state using the PDN pin causes the selected pin mode defaults to be loaded or reloaded into the device register bank. Invoking software reset through R12.7 does not re-initialize the registers, but allows the device to retain the settings related to the current clock frequency plan. Using this method allows for a VCO calibration for a frequency plan other than the default state (that is, the device calibrates the VCO based on the settings current register settings). The nominal state of this bit is high. Writing this bit to a low state and then returning to the high state invokes a device reset without restoring the pin mode.
4. **Device stabilization** - After exiting the reset state as described in Step 3, the device monitors internal voltages and starts a reset timer. Only after internal voltages are at the correct level and the reset time has

expired does the device initiate a VCO calibration. This verifies that the device power supplies and reference inputs have stabilized prior to calibrating the VCO.

5. **VCO Calibration** - The LMK03328 calibrates the VCO. During the calibration routine, the device mutes output channels configured with the respective auto-mute control enabled so the channels do not generate spurious clock signals. After a successful calibration routine, the PLL locks the VCO to the selected reference input.

### 8.4.12 Fractional Circuitry

The delta sigma modulator is a key component of the fractional circuitry and is involved in noise shaping for better phase noise and spurs in the band of interest. The order of the delta sigma modulator is selectable from integer mode to third order and can be programmed in R66[1-0] for PLL1 and in R81[1-0] for PLL2. There are also several dithering modes that are also programmed in R66[3-2] for PLL1 and in R81[3-2] for PLL2.

#### 8.4.12.1 Programmable Dithering Levels

If used appropriately, dithering can be used to reduce sub-fractional spurs, but if used inappropriately, dithering can create spurs and increase phase noise. [Table 8-4](#) provides guidelines for the use of dithering based on the fractional denominator, after the fraction is reduced to lowest terms.

**Table 8-4. Dithering Recommendations**

FRACTION	RECOMMENDATION	COMMENTS
Fractional Numerator = 0	Disable Dithering	This is often the worst case for spurs, and can actually be turned into the best case by disabling dithering. Performance is then similar to integer mode.
Equivalent Denominator < 20	Disable Dithering	These fractions are not well randomized and dithering likely creates phase noise and spurs.
Equivalent denominator is not divisible by 2 or 3	Disable Dithering	There is no sub-fractional spurs, so dithering is likely not to be very effective.
Equivalent denominator > 200 and is divisible by 2 or 3	Consider Dithering	Dithering can help reduce the sub-fractional spurs, but understand that dithering can degrade the PLL phase noise.

#### 8.4.12.2 Programmable Delta Sigma Modulator Order

The programmable fractional modulator order gives the opportunity to better optimize phase noise and spurs. Theoretically, higher order modulators push out phase noise to farther offsets, as described in [Table 8-5](#).

**Table 8-5. Delta Sigma Modulator Order Recommendations**

ORDER	APPLICATIONS
Integer Mode (Order = 0)	If the fractional numerator is zero, running the PLL in integer mode is best to minimize phase noise and spurs.
First Order Modulator	When the equivalent fractional denominator is 6 or less, the first order modulator theoretically has lower phase noise and spurs, and is the preferred choice. When the fractional denominator is between 6 and about 20, consider using the first order modulator because the spurs can be far enough outside the loop bandwidth that the spurs are filtered. The first order modulator also does not create any sub-fractional spurs or phase noise.
Second and Third Order Modulator	The choice between 2nd and 3rd order modulator tends to be a little more application specific. If the fractional denominator is not divisible by 3, then the second and third order modulators has spurs in the same offsets, so the third order modulator is typically better for spurs. However, if stronger levels of dithering is used, the third order modulator creates more close-in phase noise than the second order modulator.

Figure 8-19 and Figure 8-20 provide an idea of the theoretical impact of the delta sigma modulator order on the shaping of the phase noise and spurs. In terms of phase noise, this is theoretically expected if strong dithering is used for a well-randomized fraction. Dithering can be set to different levels or even disabled and the noise can be eliminated. The spurs can change based on fraction, but the spurs can theoretically be pushed out to higher phase detector frequencies. The following graphs are just **theoretical** and for offsets that are less than 5% of the phase detector frequency, other factors can impact the noise and spurs. In Figure 8-19, the curves all cross at 1/6th of the phase detector frequency and that this transfer function peaks at half of the phase detector frequency, which is assumed to be well outside the loop bandwidth. Figure 8-20 shows the impact of the phase detector frequency on the modulator noise.




Figure 8-19. Theoretical Delta Sigma Noise Shaping for a 100-MHz Phase Detector Frequency




Figure 8-20. Theoretical Delta Sigma Noise Shaping for 3rd Order Modulator

#### 8.4.13 Post Divider


Each PLL has a post divider that supports divide-by 2, 3, 4, 5, 6, 7, and 8 from the VCO frequency, and is distributed to the output section by programming R56[4-2] for PLL1 and R71[4-2] for PLL2.

### 8.4.14 High-Speed Output MUX

The output section is composed of six high-speed output MUXs. The first two MUXs can each select between the divided PLL1 and PLL2 clocks by programming R31.7 and R34.7. One MUX distributes to outputs 0 and 1, and the other MUX distributes to outputs 2 and 3. The remaining four output MUXs can each select between the primary reference, the secondary reference, or the divided PLL1 or PLL2 clocks by programming R37[7-6], R39[7-6], R41[7-6], and R43[7-6]. Each of the four MUXs can individually distribute to outputs 4, 5, 6, and 7. When the reference doubler is enabled and one of output MUX selects that reference input, the output frequency is the same as the reference frequency (non-doubled), but the output phase can be the same or complementary of the reference input.

### 8.4.15 High-Speed Output Divider

There are six high-speed output dividers and each supports divide values of 1 to 256. Outputs 0 and 1 share an output divider, as well as outputs 2 and 3. Outputs 4, 5, 6, and 7 have individual output dividers. The divide values are programmed in R33, R36, R38, R40, R42, and R44. These output dividers also support coarse frequency margining for all output divide values greater than 8, which the engineer can enable on any output channel by setting the appropriate bit in R24 to a 1. In such a use case, a dynamic change in the output divider value through the I<sup>2</sup>C verifies that there are no glitches at the output irrespective of when the change is initiated. Depending on the VCO frequency and output divide values, as low as a 5% change can be initiated in the output frequency. An example case of coarse frequency margining on an output is shown in [Figure 8-21](#).




**Figure 8-21. Simplified Diagram for Coarse Frequency Margining**

### 8.4.16 High-Speed Clock Outputs

Each output can be configured as AC-LVPECL, AC-LVDS, AC-CML, HCSL, or LVCMOS by programming R31, R32, R34, R35, R37, R39, R41, and R43. Each output has the option to be muted or not, in case the source that sent the output becomes invalid, by programming R22. An invalid source can be either a primary or secondary reference that is no longer present, or a PLL that is unlocked. When outputs are to be muted, R20 and R21 must each be programmed to 0xFF. Outputs 0 and 1 share an output supply (VDDO\_01), as well as outputs 2 and 3 (VDDO\_23). Outputs 4, 5, 6, and 7 have individual output supplies (VDDO\_4, VDDO\_5, VDDO\_6, VDDO\_7). Each output supply can be independently set to 1.8 V, 2.5 V, or 3.3 V. When a particular output is desired to

be disabled, the bits [5:0] in the corresponding output control register (R31, R32, R34, R35, R37, R39, R41, or R43) must be set to 0x00. If any of outputs 4, 5, 6, and 7 and the output dividers are disabled, the corresponding supplies can be connected to GND.

The AC-LVDS, AC-CML, and AC-LVPECL output structure is given in Figure 8-22 where the tail currents can be programmed to either 4 mA, 6 mA, or 8 mA to generate output voltage swings that are compatible with LVDS, CML, or LVPECL, respectively. Because this output structure is GND referenced, the output supplies can be operated from 1.8 V, 2.5 V, or 3.3 V, and offer lower power dissipation compared to traditional LVDS, CML, or LVPECL structures without any impact on jitter performance or other AC or DC specifications. Interfacing to LVDS, CML, or LVPECL receivers is accomplished using just an external AC-coupling capacitor for each output. No source termination is required, because the on-chip termination is automatically enabled when selecting AC-LVDS, AC-CML, or AC-LVPECL for good impedance matching to 50-Ω interconnects.



**Figure 8-22. Structure of AC-LVDS, AC-CML, and AC-LVPECL Output Stage**


The HCSL output structure is open-drain and can be direct coupled or AC coupled to HCSL receivers with appropriate termination scheme. This output structure supports either on-chip 50-Ω termination or off-chip 50-Ω termination. The on-chip, 50-Ω termination is provided primarily for convenience when driving short traces. In the case of driving long traces possibly through a connector, the on-chip termination must be disabled and a 50 Ω to GND termination at the receiver must be implemented. The output supplies can be operated from 1.8 V, 2.5 V, or 3.3 V without any impact on jitter performance or other AC or DC specifications.

The LVCMOS outputs on each side (P and N) can be configured individually to be complementary or in-phase or can be turned off (high output impedance). The LVCMOS outputs are always at 1.8-V logic level irrespective of the output supply. In case 3.3-V LVCMOS outputs are required, STATUS1 and/or STATUS0 can be configured as 3.3-V LVCMOS outputs.


Figure 8-23 through Figure 8-28 show recommendations for interfacing between the LMK03328 high-speed clock outputs and LVCMOS, LVPECL, LVDS, CML, and HCSL receivers, respectively.

**Note**


If 1.8-V LVCMOS signal from the high-speed clock outputs are desired to be interfaced with a 3.3-V LVCMOS receiver, a level shifter like LSF0101 must be used to convert the 1.8-V LVCMOS signal to a 3.3-V LVCMOS signal.




**Figure 8-23. Interfacing the LMK03328 1.8-V LVCMOS Output With 1.8-V LVCMOS Receiver**




**Figure 8-24. Interfacing the LMK03328 1.8-V LVCMOS Output With 3.3-V LVCMOS Receiver**




**Figure 8-25. Interfacing the LMK03328 AC-LVPECL Output With LVPECL Receiver**



**Figure 8-26. Interfacing the LMK03328 AC-LVDS Output With LVDS Receiver**



**Figure 8-27. Interfacing the LMK03328 AC-CML Output With CML Receiver**



**Figure 8-28. Interfacing the LMK03328 Output With HCSL Receiver**

### 8.4.17 Output Synchronization

All output dividers and PLL post dividers can be synchronized using the active-low SYNCN signal. This signal can come from the GPIO0 pin (in soft pin mode only) or from R12.6. The most common method to execute the output synchronization is to toggle the GPIO0 pin. When R56.1 and/or R71.1 are set to 1, to enable synchronization of outputs that are derived from PLL1 and/or PLL2, and GPIO0 pin is asserted ( $V_{GPIO0} \leq V_{IL}$ ), the corresponding output driver or drivers are muted and divider is reset.

#### Note

Output-to-output skew specification can only be verified when PLL post divider is greater than 2 and after an output synchronization event.

The latency to reset VCO divider is a sum of:

- 2 to 3 negative edge of output clock cycles of the largest divided value + “x” nano seconds of asynchronous delay + 2 to 3 VCO clock cycle.
- If SYNCN occur after rising but before negative edge, sync delay is less 3 clock cycle and closer to 2 clock cycle.
- The latency is deterministic and the variation is no more than 1 VCO clock cycle. An example scenario is shown in [Figure 8-22](#).

**Table 8-6. Output Channel Synchronization**

GPIO0 / R12.6	OUTPUT DIVIDER AND DRIVER STATE
0	Output driver or drivers is tri stated and divider is reset
1	Normal output driver/divider operation as configured

Minimum SYNCN pulse width = 3 negative clock edge of slowest output clock cycle + “x” nano second of propagation delay + 3 VCO clock cycle. The synchronization feature is particularly helpful in systems with multiple LMK03328 devices. If SYNCN is released simultaneously for all devices, the total remaining output delay variation is  $\pm 1$  VCO clock cycles for all devices configured to identical output mux settings. Output enable and disable events are synchronous to minimize glitch and runt pulses. In Soft Pin Mode, the SYNCN control can also be used to disable any outputs to prevent output clocks from being distributed to down stream devices, such as DSPs or FPGAs, until devices are configured and ready to accept the incoming clock.






Figure 8-29. SYNCN to Output Delay Variation

### 8.4.18 Status Outputs

The device vitals such as input signal quality, smart mux input selection, and PLL1 or PLL2 loss of lock, can be monitored by reading device registers or the STATUS1 and STATUS0 pins. R27 and R28 allow for customization of the vitals mapped out to these two pins. Table 8-7 lists the events that can be mapped to each status pin the can be read in the register space. The polarity of the events mapped to the status pins can be selected by programming R15.

A logic-high interrupt output (INTR) can also be selected on either status pins to indicate interrupt status from any of the device vitals listed in R16. To use this feature, R17.0 must be set to 1, R14[4:2] must be set to 0x7, and R14.0 must be set to 1. The interrupts listed in R16 can be combined in an AND or OR functionality by programming R17.1. If interrupts stemming from particular device vitals are to be ignored, the appropriate bits in R14 must be programmed as needed. The contents of R16 can be read back at any time, irrespective of whether the INTR function is selected in either status pins, so long as R17.0 = 1 and the contents of R16 are self-cleared when the readback is complete. There also exists a *real-time* interrupt register, R13, which indicates the interrupt status from the device vitals irrespective of the state of R17.0. The contents of R13 can also be read back at any time and are self-cleared after the readback is complete.

#### 8.4.18.1 Loss of Reference

The primary and secondary references can be monitored for the input signal quality and appropriate register bits and status outputs, if enabled. These references are flagged if a *loss of signal* event occurs. For differential inputs, a *loss of signal* event occurs when the differential input swing is lower than the threshold as programmed in R25[3-2] for secondary reference and in R25[1-0] for primary reference. For LVCMOS inputs, a *loss of signal* event can be triggered based on either a minimum threshold, programmed in R25[3-2] for secondary reference and in R25[1-0] for primary reference, or a minimum slew rate of 0.3 V/ns, rising edge or falling edge or both being monitored based on selections programmed in R25[7-6] for secondary reference and in R25[5-4] for primary reference.

#### 8.4.18.2 Loss of Lock (LOL)

Each PLL loss of lock detection circuit is a digital circuit that detects any frequency error, even a single cycle slip. The PLL unlock is detected when a certain number of cycle slips have been exceeded, at which point the counter is reset. If the loss of lock is intended to toggle a system reset, an RC filter on the status output, which is programmed to indicate loss of lock, is recommended to avoid rare cycle slips from triggering an entire system reset.

**Table 8-7. Device Vitals Selection Matrix for STATUS[1:0]**

NUMBER	SIGNAL
0	PRIREF Loss of Signal (LOS)
1	SECREf Loss of Signal (LOS)
2	PLL1 Loss of Lock (LOL)
3	PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
4	PLL1 N Divider, divided by 2
5	PLL2 Loss of Lock (LOL)
6	PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
7	PLL2 N Divider, divided by 2
8	PLL1 VCO Calibration Active (CAL)
9	PLL2 VCO Calibration Active (CAL)
10	Interrupt (INTR)
11	PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
12	PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
13	EEPROM Active
14	PLL1 Secondary to Primary Switch in Automatic Mode
15	PLL2 Secondary to Primary Switch in Automatic Mode

When the status pins are programmed as 3.3-V LVCMOS PLL clock outputs with fast output rise or fall time setting, the pins support up to 200-MHz operation and each output can independently be programmed to different frequencies. Each output has the option to be muted or not, in case the PLL that has that output loses lock, by programming R23 and when muted, the output is held at a static state depending on the programmed output type or polarity in a loss of lock event. To reduce coupling onto the high-speed outputs, the output rise or fall time can be modified in R49 to support slower slew rates.

---

#### Note

When either status pin is set as a 3.3-V LVCMOS output, there is significant mixing of these output frequencies into the high speed outputs, especially outputs 4, 5, 6, and 7. If 3.3-V LVCMOS outputs are desired, take proper care during frequency planning with the LMK03328 to verify that the outputs, required with low jitter, are selected from either output 0, 1, 2, or 3. For best jitter performance, using both status pin is recommended to generate complementary 3.3-V LVCMOS outputs at any time.


---

## 8.5 Programming

The host (DSP, Microcontroller, FPGA, and so forth) configures and monitors the LMK03328 through the I<sup>2</sup>C port. The host reads and writes to a collection of control and status bits called the register map. The device blocks can be controlled and monitored through a specific grouping of bits located within the register file. The host controls and monitors certain device-wide critical parameters directly through register control and status bits. In the absence of the host, the LMK03328 can be configured to operate in pin mode either from the on-chip ROM or EEPROM, depending on the state of HW\_SW\_CTRL pin. The EEPROM or ROM arrays are automatically copied to the device registers upon power up. The user has the flexibility to rewrite the contents of EEPROM from the SRAM up to a 100 times but the contents of ROM can not be rewritten.

Within the device registers, there are certain bits that have read or write access. Other bits are read-only (an attempt to write to a read-only bit does not change the state of the bit). Certain device registers and bits are reserved and must not be changed from the default reset state. [Figure 8-30](#) shows interface and control

blocks within LMK03328 and the arrows refer to read access from and write access to the different embedded memories (ROM, EEPROM, and SRAM).



**Figure 8-30. LMK03328 Interface and Control Block**

### 8.5.1 I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C port on the LMK03328 works as a target device and supports both the 100-kHz standard mode and 400-kHz fast mode operations. Fast mode imposes a glitch tolerance requirement on the control signals. Therefore, the input receivers ignore pulses of less than 50-ns duration. The I<sup>2</sup>C timing is given in the *I<sup>2</sup>C-Compatible Interface Characteristics (SDA, SCL)* table. The timing diagram is given in [Figure 8-31](#).




Figure 8-31. I<sup>2</sup>C Timing Diagram

In an I<sup>2</sup>C bus system, the LMK03328 acts as a target device and is connected to the serial bus (data bus SDA and clock bus SCL). These are accessed through a 7-bit target address transmitted as part of an I<sup>2</sup>C packet. Only the device with a matching target address responds to subsequent I<sup>2</sup>C commands. In soft pin mode, the LMK03328 can support up to three different I<sup>2</sup>C addresses depending on the GPIO1 pins. The 7-bit I<sup>2</sup>C address is 11001xxb, where the two LSBs are determined by the GPIO1 input levels sampled at device POR and the five MSBs (11001b) are initialized from the EEPROM. The five MSBs (11001b) can be changed with new EEPROM programming to allow for more I<sup>2</sup>C address options.

#### Note

The PDN pin of LMK03328 must be high before any I<sup>2</sup>C communication on the bus. The first I<sup>2</sup>C transaction after power cycling LMK03328 must be ignored.

During the data transfer through the I<sup>2</sup>C interface, one clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. The start data transfer condition is characterized by a high-to-low transition on the SDA line while SCL is high. The stop data transfer condition is characterized by a low-to-high transition on the SDA line while SCL is high. The start and stop conditions are always initiated by the controller. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit and bytes are sent MSB first. The I<sup>2</sup>C register structure of the LMK03328 is shown in [Figure 8-32](#).





Figure 8-32. I<sup>2</sup>C Register Structure

The acknowledge bit (A) or non-acknowledge bit (A') is the 9th bit attached to any 8-bit data byte and is always generated by the receiver to inform the transmitter that the byte has been received (when A = 0) or not (when A')

= 0). A = 0 is done by pulling the SDA line low during the 9th clock pulse and A' = 0 is done by leaving the SDA line high during the 9th clock pulse.

The I<sup>2</sup>C controller initiates the data transfer by asserting a start condition which initiates a response from all target devices connected to the serial bus. Based on the 8-bit address byte sent by the controller over the SDA line (consisting of the 7-bit target address (MSB first) and an R/W' bit), the device whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data transfer with the controller.

After the data transfer has occurred, stop conditions are established. In write mode, the controller asserts a stop condition to end data transfer during the 10th clock pulse following the acknowledge bit for the last data byte from the target. In read mode, the controller receives the last data byte from the target but does not pull SDA low during the 9th clock pulse. This is known as a non-acknowledge bit. By receiving the non-acknowledge bit, the target knows the data transfer is finished and enters the idle mode. The controller then takes the data line low during the low period before the 10th clock pulse, and high during the 10th clock pulse to assert a stop condition. A generic transaction is shown in [Figure 8-33](#).



**Figure 8-33. Generic Programming Sequence**

The LMK03328 I<sup>2</sup>C interface supports *Block Register Write/Read*, *Read/Write SRAM*, and *Read/Write EEPROM* operations. For *Block Register Write/Read* operations, the I<sup>2</sup>C controller can individually access addressed registers that are made of an 8-bit data byte. The offset of the indexed register is encoded in the register address, as described in [Table 8-8](#). To change the most significant 5 bits of the I<sup>2</sup>C target address from the default value, the EEPROM byte 11 can be rewritten with the desired value and R10 provides a readback of the new target address.

**Table 8-8. I<sup>2</sup>C Target Address**

OPERATING MODE	R10.7	R10.6	R10.5	R10.4	R10.3	R10.2	R10.1
Hard pin	1	0	1	0	1	0	0
Soft pin	1	0	1	0	1	Controlled by GPIO1 state.	
						GPIO1	R10[2-1]
						0	0x0
						V <sub>IM</sub>	0x1
						1	0x3

### 8.5.2 Block Register Write

The I<sup>2</sup>C *Block Register Write* transaction is shown in Figure 8-34 and consists of the following sequence:

1. Controller issues a Start Condition.
2. Controller writes the 7-bit Target Address following by a Write bit.
3. Controller writes the 8-bit Register address as the CommandCode of the programming sequence.
4. Controller writes one or more data bytes each of which must be acknowledged by the target. The target increments the internal register address after each byte.
5. Controller issues a Stop Condition to terminate the transaction.




Figure 8-34. Block Register Write Programming Sequence

### 8.5.3 Block Register Read

The I<sup>2</sup>C *Block Register Read* transaction is shown in Figure 8-35 and consists of the following sequence:

1. Controller issues a Start Condition.
2. Controller writes the 7-bit Target Address followed by a Write bit.
3. Controller writes the 8-bit Register address as the CommandCode of the programming sequence.
4. Controller issues a Repeated Start Condition.
5. Controller writes the 7-bit Target Address following by a Read bit.
6. Target returns one or more data bytes as long as the Controller continues to acknowledge them. The target increments the internal register address after each byte.
7. Controller issues a Stop Condition to terminate the transaction.




Figure 8-35. Block Register Read Programming Sequence

### 8.5.4 Write SRAM

The on-chip SRAM is a volatile, shadow memory array used to temporarily store register data, and is intended only for programming the non Volatile EEPROM array with one or more device start-up configuration settings (pages). The SRAM has the identical data format as the EEPROM map. The register configuration data can be transferred to the SRAM array through special memory access registers in the register map.

The SRAM is composed of a base memory array and 6 pages of identical memory arrays. To successfully program the SRAM, the complete base array and at least one page must be written.

The following details the programming sequence to transfer the device registers into the appropriate SRAM page:

1. Program the device registers to match a desired setting.
2. Write R145[3:0] with a valid SRAM page (0 to 5) to commit the current register data.
3. Write a 1 to R137.6. This verifies that the device registers are copied to the desired SRAM page.
4. If another device setting is desired to be written to a different SRAM page, repeat steps 1-3 and select an unused SRAM page.

The SRAM can also be written with particular values according to the following programming sequence:

1. Write the most significant 8th bit of the SRAM address in R139.0 and write the least significant 8 bits in R140.
2. Write the desired data byte in R142 in the same I<sup>2</sup>C transaction and this data byte is written to the address specified in the step above. Any additional access that is part of the same transaction causes the SRAM address to be incremented and a write occurs at the next SRAM address. Access to SRAM terminates at the end of current I<sup>2</sup>C transaction.
3. Steps 1 and 2 need to be followed to change EEPROM bytes 11 and 12. Byte 11 denotes the I<sup>2</sup>C target address of LMK03328 and Byte 12 denotes an 8-b user space that can be used as a device identifier among multiple LMK03328 instances with different EEPROM images.

---

#### Note

Incrementing the SRAM address incorrectly is possible when 2 successive accesses are made to R140.

---

#### 8.5.5 Write EEPROM

The on-chip EEPROM is a non-volatile memory array used to permanently store register data for one or more device start-up configuration settings (pages), which can be selected to initialize registers upon power-up or POR. There are a total of 6 independent EEPROM pages of which each page is selected by the 3-level GPIO[3:2] pins, and each page is comprised of bits shown in the [EEPROM Map](#). The transfer must first happen to the corresponding SRAM page and then to the EEPROM page. During “EEPROM write”, R137.2 is a 1 and the EEPROM contents can not be accessed. The following details the programming sequence to transfer the entire contents of SRAM to EEPROM:

1. Verify that the "Write SRAM" procedure ([Write SRAM](#)) is performed to commit the register settings to the SRAM page or pages with start-up configurations intended for programming to the EEPROM array.
2. Write 0xEA to R144. This provides basic protection from inadvertent programming of EEPROM.
3. Write a 1 to R137.0. This programs the entire SRAM contents to EEPROM. When complete, the contents in R136 increment by 1. R136 contains the total number of EEPROM programming cycles that are successfully completed.
4. Write 0x00 to R144 to protect against inadvertent programming of EEPROM.
5. If an EEPROM write is unsuccessful, a readback of R137.5 results in a 1. In this case, the device does not function correctly and locks up. To unlock the device for correct operation, a new EEPROM write sequence must be initiated and successfully completed.

#### 8.5.6 Read SRAM

The contents of the SRAM can be read out, one word at a time, starting with that of the requested address. The following details the programming sequence for an SRAM read by address:

1. Write the most significant 9th bit of the SRAM address in R139.0 and write the least significant 8 bits of the SRAM address in R140.
2. The SRAM data located at the address specified in the step above can be obtained by reading R142 in the same I<sup>2</sup>C transaction. Any additional access that is part of the same transaction causes the SRAM address to be incremented and a read takes place of the next SRAM address. Access to SRAM terminates at the end of current I<sup>2</sup>C transaction.

---

#### Note

Incrementing SRAM addresses incorrectly is possible when 2 successive accesses are made to R140.

---



### 8.5.7 Read EEPROM

The contents of the EEPROM can be read out, one word at a time, starting with that of the requested address. The following details the programming sequence for an EEPROM read by address:

1. Write the most significant 9th bit of the EEPROM address in R139.0 and write the least significant 8 bits of the EEPROM address in R140.
2. The EEPROM data located at the address specified in the step above can be obtained by reading R141 in the same I<sup>2</sup>C transaction. Any additional access that is part of the same transaction causes the EEPROM address to be incremented and a read occurs at the next EEPROM address. Access to EEPROM terminates at the end of current I<sup>2</sup>C transaction.

#### Note

Incrementing EEPROM addresses incorrectly is possible when 2 successive accesses are made to R140.

### 8.5.8 Read ROM

The contents of the ROM can be read out, one word at a time, starting with that of the requested address. The following details the programming sequence of a ROM read by address:

1. Write the most significant 11th, 10th, 9th, and 8th bit of the ROM address in R139[3-0] and write the least significant 8 bits of the ROM address in R140.
2. The ROM data located at the address specified in the step above can be obtained by reading R143 in the same I<sup>2</sup>C transaction. Any additional access that is part of the same transaction causes the ROM address to be incremented and a read occurs at the next ROM address. Access to ROM terminates at the end of current I<sup>2</sup>C transaction.

### 8.5.9 Default Device Configurations in EEPROM and ROM

Table 8-9 through Table 8-13 show the device default configurations stored in the on-chip EEPROM. Table 8-14 through Table 8-18 show the device default configurations stored in the on-chip ROM.

**Table 8-9. Default EEPROM Contents (HW\_SW\_CTRL = "0") – Input and Status Configuration**

GPIO[3:2] (1)	PRI INPUT (MHz) <sup>(2)</sup>	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PRE DIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
V <sub>IM</sub> , V <sub>IM</sub>	25	LVDS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
00	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
01	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
10	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_ PRI	n/a	n/a	n/a	n/a
11	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a

(1) 100-Ω internal termination enabled (if applicable)

(2) Internal AC biasing enabled (if applicable)

**Table 8-10. Default EEPROM Contents (HW\_SW\_CTRL = "0") – PLL1 Configuration**

GPIO[3:2] (1)	PLL1 INPUT MUX <sup>(2)</sup>	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
V <sub>IM</sub> , V <sub>IM</sub>	REFSEL	50	Clock Gen Integer	1	1	102	102	0	1	n/a	Disabled	5100	8
00	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	4
01	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
10	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
11	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8

(1) When PLL1 is set as an integer-based clock generator, external loop filter component, C2, must be 3.3 nF and loop bandwidth is around 400 kHz. When PLL1 is set as a fractional-based clock generator, external loop filter component, C2, must be 33 nF and loop bandwidth is around 400 kHz.



(2) Refer to [Table 8-2](#) when entry is REFSEL.

**Table 8-11. Default EEPROM Contents (HW\_SW\_CTRL = "0") – PLL2 Configuration**

GPIO[3:2] (1)	PLL2 INPUT MUX(2)	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
V <sub>IM</sub> , V <sub>IM</sub>	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
00	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
01	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8
10	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
11	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8

(1) When PLL2 is set as an integer-based clock generator, external loop filter component, C2, is 3.3 nF and loop bandwidth is around 400 kHz. When PLL2 is set as a fractional-based clock generator, external loop filter component, C2, must be 33 nF and loop bandwidth is around 400 kHz.

(2) Refer to [Table 8-2](#) when entry is REFSEL.

**Table 8-12. Default EEPROM Contents (HW\_SW\_CTRL = "0") – Outputs [0-3] Configuration**

GPIO[3:2]	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
V <sub>IM</sub> , V <sub>IM</sub>	2	312.5	PLL2	LVPECL	LVPECL	4	156.25	PLL2	LVPECL	LVPECL
00	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
01	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
10	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
11	4	156.25	PLL1	LVPECL	LVPECL	4	156.25	PLL1	LVPECL	LVPECL

**Table 8-13. Default EEPROM Contents (HW\_SW\_CTRL = "0") – Outputs [4-7] Configuration**

GPIO [3:2]	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SELECT	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SELECT	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SELECT	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SELECT	OUT7 TYPE
V <sub>IM</sub> , V <sub>IM</sub>	3	212.5	PLL1	LVPECL	3	212.5	PLL1	LVPECL	6	106.25	PLL1	LVPECL	6	106.25	PLL1	LVPECL
00	48	25	PLL1	LVPECL	12	100	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCOS
01	50	50	PLL2	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCOS	100	25	PLL2	LVCOS
10	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL
11	6	100	PLL2	LVPECL	24	25	PLL2	LVPECL	24	25	PLL2	LVPECL	6	100	PLL2	LVPECL

**Table 8-14. Default ROM Contents (HW\_SW\_CTRL = "1") - Input and Status Configuration**

GPIO[5:0] (DECIMAL)	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
0	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
1	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
2	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
3	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
4	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
5	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
6	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
7	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
8	25	LVCOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
9	19.2	LVCOS	Enabled	19.2	LVCOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
10	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
11	38.88	LVCOS	Enabled	38.88	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
12	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
13	25	LVCOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
14	25	LVCOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
15	25	LVCOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	LVCOS
16	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
17	38.88	LVCOS	Enabled	38.88	LVCOS	n/a	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
18	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
19	25	LVCOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a

**Table 8-14. Default ROM Contents (HW\_SW\_CTRL = "1") - Input and Status Configuration (continued)**

GPIO[5:0] (DECIMAL)	PRI INPUT (MHz)	PRI TYPE	PRI DOUBLER	SEC INPUT (MHz)	SEC TYPE	XO INT LOAD (pF)	SEC DOUBLER	STATUS1 MUX	STATUS0 MUX	STATUS1 PREDIV	STATUS1 DIV	STATUS1 FREQ (MHz)	STATUS1 RISE / FALL TIME (ns)
20	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
21	25	LVC MOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
22	25	LVC MOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
23	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
24	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
25	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
26	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
27	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
28	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
29	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
30	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
31	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
32	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
33	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
34	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
35	25	LVC MOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
36	38.88	LVC MOS	Enabled	38.88	LVC MOS	n/a	Enabled	PLL1	LOL1	5	15	66.6666	2.1
37	19.2	LVC MOS	Enabled	19.2	LVC MOS	n/a	Enabled	PLL1	LOL1	5	15	66.6666	2.1
38	25	LVC MOS	Enabled	25	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
39	25	LVC MOS	Enabled	25	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
40	40.96	LVC MOS	Enabled	40.96	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
41	25	LVC MOS	Enabled	25	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
42	40.96	LVC MOS	Enabled	40.96	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
43	25	LVC MOS	Enabled	25	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
44	40.96	LVC MOS	Enabled	40.96	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
45	27	LVC MOS	Enabled	27	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
46	27	LVC MOS	Enabled	27	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
47	25	LVC MOS	Enabled	25	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
48	38.88	LVC MOS	Enabled	38.88	XTAL	9	Enabled	PLL1	LOL1	5	15	66.6666	2.1
49	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
50	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
51	112	LVC MOS	Disabled	38.88	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
52	112	LVC MOS	Disabled	38.88	LVC MOS	n/a	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
53	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
54	38.88	LVC MOS	Enabled	38.88	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
55	38.88	LVC MOS	Enabled	38.88	LVC MOS	n/a	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
56	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
57	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
58	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
59	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
60	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
61	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOR_PRI	n/a	n/a	n/a	n/a
62	25	LVC MOS	Enabled	25	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a
63	38.88	LVC MOS	Enabled	38.88	XTAL	9	Enabled	LOL1	LOL2	n/a	n/a	n/a	n/a

**Table 8-15. Default ROM Contents (HW\_SW\_CTRL = "1") - PLL1 Configuration**

GPIO[5:0] (DECIMAL) (1)	PLL1 INPUT MUX(2)	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
0	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
1	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
2	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8

**Table 8-15. Default ROM Contents (HW\_SW\_CTRL = "1") - PLL1 Configuration (continued)**

GPIO[5:0] (DECIMAL) (1)	PLL1 INPUT MUX(2)	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
3	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	5
4	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
5	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
6	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
7	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	5
8	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
9	REFSEL	38.4	Clock Gen Fractional	1	1	128	128	0	1	n/a	Disabled	4915.2	8
10	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8
11	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	2
12	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
13	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
14	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
15	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
16	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8
17	REFSEL	77.76	Clock Gen Integer	1	1	64	64	0	1	n/a	Disabled	4976.64	8
18	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	4
19	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
20	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
21	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
22	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
23	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
24	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
25	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
26	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
27	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
28	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
29	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
30	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
31	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
32	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
33	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	8
34	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
35	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8

**Table 8-15. Default ROM Contents (HW\_SW\_CTRL = "1") - PLL1 Configuration (continued)**

GPIO[5:0] (DECIMAL) (1)	PLL1 INPUT MUX(2)	PLL1 INPUT (MHz)	PLL1 TYPE	PLL1 R DIV	PLL1 M DIV	PLL1 N DIV	PLL1 N DIV INT	PLL1 N DIV NUM	PLL1 N DIV DEN	PLL1 FRAC ORDER	PLL1 FRAC DITHER	PLL1 VCO (MHz)	PLL1 P DIV
36	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	8
37	REFSEL	38.4	Clock Gen Fractional	1	1	130.2083333	130	781250	3750000	Third	Enabled	5000	8
38	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
39	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	4
40	REFSEL	81.92	Clock Gen Fractional	1	1	61.03515625	61	55296	1572864	Third	Enabled	5000	4
41	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
42	REFSEL	81.92	Clock Gen Fractional	1	1	61.03515625	61	55296	1572864	Third	Enabled	5000	8
43	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
44	REFSEL	81.92	Clock Gen Fractional	1	1	61.03515625	61	55296	1572864	Third	Enabled	5000	8
45	REFSEL	54	Clock Gen Fractional	1	1	92.5925926	92	2370371	4000001	Third	Enabled	5000	5
46	REFSEL	54	Clock Gen Fractional	1	1	92.16	92	640000	4000000	Third	Enabled	4976.64	8
47	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
48	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	2
49	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	2
50	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
51	SEC	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	8
52	SEC	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	8
53	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	5
54	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	2
55	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	8
56	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
57	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
58	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
59	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
60	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
61	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
62	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
63	REFSEL	77.76	Clock Gen Fractional	1	1	64.30041165	64	1173483	3906250	Third	Enabled	5000	2

- (1) When PLL1 is set as an integer-based clock generator, external loop filter component, C2, must be 3.3nF and loop bandwidth is around 400kHz. When PLL1 is set as a fractional-based clock generator, external loop filter component, C2, must be 33nF and loop bandwidth is around 400kHz.
- (2) Refer to [Table 8-2](#) when entry is REFSEL.

**Table 8-16. Default ROM Contents (HW\_SW\_CTRL = "1") – PLL2 Configuration**

GPIO[5:0] (DECIMAL) (1)	PLL2 INPUT MUX(2)	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
0	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8

**Table 8-16. Default ROM Contents (HW\_SW\_CTRL = "1") – PLL2 Configuration (continued)**

GPIO[5:0] (DECIMAL) (1)	PLL2 INPUT MUX(2)	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
1	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
2	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
3	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
4	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
5	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
6	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
7	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
8	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
9	REFSEL	38.4	Clock Gen Fractional	1	1	130.2083333	130	781250	3750000	Third	Enabled	5000	4
10	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
11	REFSEL	77.76	Clock Gen Integer	1	1	64	64	0	1	n/a	Disabled	4976.64	8
12	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
13	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
14	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
15	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
16	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
17	REFSEL	77.76	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
18	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
19	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
20	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
21	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
22	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
23	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
24	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
25	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
26	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
27	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
28	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
29	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
30	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
31	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
32	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
33	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
34	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
35	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
36	REFSEL	77.76	Clock Gen Fractional	1	1	61.728395	61	2913580	4000000	Third	Enabled	4800	6

**Table 8-16. Default ROM Contents (HW\_SW\_CTRL = "1") – PLL2 Configuration (continued)**

GPIO[5:0] (DECIMAL) (1)	PLL2 INPUT MUX(2)	PLL2 INPUT (MHz)	PLL2 TYPE	PLL2 R DIV	PLL2 M DIV	PLL2 N DIV	PLL2 N DIV INT	PLL2 N DIV NUM	PLL2 N DIV DEN	PLL2 FRAC ORDER	PLL2 FRAC DITHER	PLL2 VCO (MHz)	PLL2 P DIV
37	REFSEL	38.4	Clock Gen Integer	1	1	125	125	0	1	n/a	Disabled	4800	6
38	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
39	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	4
40	REFSEL	81.92	Clock Gen Fractional	1	1	58.59375	58	2375000	4000000	Third	Enabled	4800	4
41	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
42	REFSEL	81.92	Clock Gen Fractional	1	1	58.59375	58	2375000	4000000	Third	Enabled	4800	6
43	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
44	REFSEL	81.92	Clock Gen Fractional	1	1	58.59375	58	2375000	4000000	Third	Enabled	4800	6
45	REFSEL	54	Clock Gen Integer	1	1	99	99	0	1	n/a	Disabled	5346	6
46	REFSEL	54	Clock Gen Integer	1	1	99	99	0	1	n/a	Disabled	5346	6
47	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
48	REFSEL	77.76	Clock Gen Integer	1	1	64	64	0	1	n/a	Disabled	4976.64	8
49	REFSEL	50	Clock Gen Fractional	1	1	99.5328	99	2131200	4000000	Third	Enabled	4976.64	8
50	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
51	PRI	112	Clock Gen Fractional	1	1	45.98214286	45	3604480	3670016	Third	Enabled	5150	5
52	PRI	112	Clock Gen Fractional	1	1	44.14285714	44	524288	3670016	Third	Enabled	4944	4
53	REFSEL	50	Clock Gen Fractional	1	1	98.304	98	1216000	4000000	Third	Enabled	4915.2	8
54	REFSEL	77.76	Clock Gen Integer	1	1	64	64	0	1	n/a	Disabled	4976.64	8
55	REFSEL	77.76	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
56	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
57	REFSEL	50	Clock Gen Integer	1	1	100	100	0	1	n/a	Disabled	5000	8
58	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
59	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
60	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
61	REFSEL	50	Disabled	1	1	1	1	0	1	n/a	n/a	n/a	8
62	REFSEL	50	Clock Gen Integer	1	1	96	96	0	1	n/a	Disabled	4800	6
63	REFSEL	77.76	Clock Gen Fractional	1	1	68.8607595	68	1721519	2000000	Third	Enabled	5354.6127	8

- When PLL2 is set as an integer-based clock generator, external loop filter component, C2, must be 3.3nF and loop bandwidth is around 400kHz. When PLL2 is set as a fractional-based clock generator, external loop filter component, C2, must be 33nF and loop bandwidth is around 400kHz.
- Refer to [Table 8-2](#) when entry is REFSEL.

**Table 8-17. Default ROM Contents (HW\_SW\_CTRL = "1") - Outputs [0-3] Configuration**

GPIO[5:0] (DECIMAL)	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
0	25	25	PLL1	LVC MOS	LVC MOS	25	25	PLL1	LVC MOS	LVC MOS
1	4	156.25	PLL1	LVPECL	LVPECL	25	25	PLL1	LVPECL	LVPECL
2	4	156.25	PLL1	CML	CML	4	156.25	PLL1	LVPECL	LVPECL
3	10	100	PLL1	LVPECL	LVPECL	10	100	PLL1	LVPECL	LVPECL
4	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	HCSL	HCSL

**Table 8-17. Default ROM Contents (HW\_SW\_CTRL = "1") - Outputs [0-3] Configuration (continued)**

GPIO[5:0] (DECIMAL)	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
5	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
6	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
7	25	100	PLL1	LVPECL	LVPECL	25	100	PLL1	CML	CML
8	16	156.25	PLL1	LVPECL	Disable	25	100	PLL2	LVPECL	LVPECL
9	5	122.88	PLL1	LVPECL	LVPECL	5	122.88	PLL1	LVDS	LVDS
10	4	156.25	PLL2	LVPECL	Disable	6	100	PLL1	CML	CML
11	16	155.52	PLL2	HCSL	HCSL	16	38.88	PLL2	HCSL	Disable
12	20	125	PLL1	LVPECL	LVPECL	100	25	PLL2	LVPECL	LVPECL
13	16	156.25	PLL1	LVDS	LVDS	20	125	PLL1	LVDS	LVDS
14	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	CML
15	20	125	PLL1	LVPECL	LVPECL	100	25	PLL2	LVPECL	LVPECL
16	4	156.25	PLL2	LVPECL	CML	5	125	PLL2	CML	CML
17	1	622.08	PLL1	LVPECL	Disable	4	155.52	PLL1	LVPECL	LVPECL
18	25	100	PLL2	CML	CML	20	125	PLL1	CML	CML
19	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
20	12	100	PLL1	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
21	16	156.25	PLL1	LVDS	LVDS	25	100	PLL2	LVDS	LVDS
22	16	156.25	PLL1	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
23	4	156.25	PLL2	LVDS	LVDS	12	100	PLL1	HCSL	HCSL
24	20	125	PLL1	LVDS	LVDS	25	100	PLL2	LVDS	LVDS
25	4	156.25	PLL2	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
26	12	100	PLL1	LVDS	LVDS	12	100	PLL1	LVDS	LVDS
27	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
28	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
29	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
30	4	156.25	PLL2	LVPECL	LVPECL	5	125	PLL2	LVPECL	LVPECL
31	16	156.25	PLL1	LVPECL	CML	25	100	PLL2	LVPECL	CML
32	16	156.25	PLL1	LVPECL	CML	20	125	PLL1	LVPECL	CML
33	5	125	PLL2	LVPECL	LVPECL	24	25	PLL1	LVPECL	LVPECL
34	20	125	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
35	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
36	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
37	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
38	100	25	PLL1	LVC MOS	LVC MOS	100	25	PLL1	LVC MOS	LVC MOS
39	24	50	PLL1	LVDS	LVDS	12	100	PLL1	LVPECL	LVPECL
40	24	50	PLL2	LVDS	LVDS	12	100	PLL2	LVPECL	LVPECL
41	50	50	PLL2	LVDS	LVDS	25	100	PLL2	LVPECL	LVPECL
42	50	50	PLL2	LVDS	LVDS	25	100	PLL2	LVPECL	LVPECL
43	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
44	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
45	25	100	PLL1	LVPECL	LVPECL	6	148.5	PLL2	CML	CML
46	6	148.5	PLL2	LVPECL	LVPECL	1	n/a	n/a	Disable	Disable
47	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
48	4	155.52	PLL2	LVPECL	Disable	8	77.76	PLL2	LVC MOS	LVC MOS
49	4	155.52	PLL2	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
50	16	156.25	PLL1	LVPECL	LVPECL	20	125	PLL1	LVPECL	LVPECL
51	2	515	PLL2	LVPECL	LVPECL	5	125	PLL1	LVPECL	Disable
52	5	125	PLL1	LVPECL	Disable	3	412	PLL2	LVPECL	Disable
53	40	25	PLL1	LVC MOS	Disable	1	n/a	n/a	Disable	Disable
54	4	155.52	PLL2	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
55	25	25	PLL1	LVC MOS	LVC MOS	25	25	PLL1	LVC MOS	LVC MOS
56	4	156.25	PLL2	LVPECL	LVPECL	12	100	PLL1	LVPECL	LVPECL
57	4	156.25	PLL2	CML	CML	4	156.25	PLL2	CML	CML
58	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL

**Table 8-17. Default ROM Contents (HW\_SW\_CTRL = "1") - Outputs [0-3] Configuration (continued)**

GPIQ[5:0] (DECIMAL)	OUT0-1 DIVIDER	OUT0-1 FREQ (MHz)	OUT0-1 MUX SELECT	OUT0 TYPE	OUT1 TYPE	OUT2-3 DIVIDER	OUT2-3 FREQ (MHz)	OUT2-3 MUX SELECT	OUT2 TYPE	OUT3 TYPE
59	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
60	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
61	16	156.25	PLL1	LVPECL	LVPECL	16	156.25	PLL1	LVPECL	LVPECL
62	16	156.25	PLL1	LVPECL	LVPECL	25	100	PLL2	LVPECL	LVPECL
63	4	167.3316456	PLL2	LVPECL	LVPECL	4	167.3316456	PLL2	LVPECL	LVPECL

**Table 8-18. Default ROM Contents (HW\_SW\_CTRL = "1") - Outputs [4-7] Configuration**

GPIQ [5:0] (DECIMAL)	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SEL	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SEL	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SEL	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SEL	OUT7 TYPE
0	25	25	PLL1	LVCNOS	25	25	PLL1	LVCNOS	25	25	PLL1	LVCNOS	25	25	PLL1	LVCNOS
1	4	156.25	PLL1	LVDS	1	n/a	n/a	Disable	5	125	PLL1	LVCNOS	5	125	PLL1	LVCNOS
2	5	125	PLL1	LVCNOS	5	125	PLL1	LVCNOS	5	125	PLL1	LVCNOS	25	25	PLL1	LVCNOS
3	8	125	PLL1	LVCNOS	8	125	PLL1	LVCNOS	8	125	PLL1	LVCNOS	40	25	PLL1	LVCNOS
4	25	100	PLL2	HCSL	25	100	PLL2	HCSL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL
5	25	100	PLL2	HCSL	25	100	PLL2	LVCNOS	20	125	PLL1	LVCNOS	50	50	PLL2	LVCNOS
6	25	100	PLL2	HCSL	20	125	PLL1	HCSL	20	125	PLL1	LVCNOS	25	100	PLL2	LVCNOS
7	25	100	PLL1	LVCNOS	20	125	PLL1	LVCNOS	100	25	PLL1	LVCNOS	100	25	PLL1	LVCNOS
8	25	100	PLL2	HCSL	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS
9	5	122.88	PLL1	LVDS	8	156.25	PLL2	LVDS	10	125	PLL2	LVDS	125	10	PLL2	LVCNOS
10	5	125	PLL2	LVDS	6	100	PLL1	HCSL	6	100	PLL1	LVCNOS	25	24	PLL1	LVCNOS
11	16	156.25	PLL1	HCSL	20	125	PLL1	HCSL	25	100	PLL1	HCSL	100	25	PLL1	LVCNOS
12	16	156.25	PLL1	LVDS	1	n/a	n/a	Disable	25	100	PLL2	HCSL	25	100	PLL2	LVCNOS
13	1	n/a	n/a	Disable	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS
14	1	n/a	n/a	Disable	100	25	PLL2	LVDS	100	25	PLL2	LVCNOS	25	100	PLL2	LVCNOS
15	25	100	PLL2	HCSL	1	n/a	n/a	Disable	25	100	PLL2	LVCNOS	100	25	PLL2	LVCNOS
16	6	100	PLL1	HCSL	12	50	PLL1	LVCNOS	24	25	PLL1	LVCNOS	50	12	PLL1	LVCNOS
17	4	155.52	PLL1	LVDS	4	155.52	PLL1	LVDS	8	77.76	PLL1	LVDS	8	77.76	PLL1	LVDS
18	20	125	PLL1	LVCNOS	25	100	PLL2	LVCNOS	100	25	PLL2	LVCNOS	30	83.3333	PLL1	LVCNOS
19	48	25	PLL1	LVPECL	12	100	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCNOS
20	1	n/a	n/a	Disable	48	25	PLL1	LVCNOS	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCNOS
21	25	100	PLL2	LVDS	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS
22	25	100	PLL2	LVPECL	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS
23	48	25	PLL1	LVDS	48	25	PLL1	LVDS	18	66.6666	PLL1	LVCNOS	9	133.3333	PLL1	LVDS
24	25	100	PLL2	LVDS	25	100	PLL2	LVCNOS	100	25	PLL2	LVDS	100	25	PLL2	LVCNOS
25	12	100	PLL1	HCSL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVCNOS	48	25	PLL1	LVCNOS
26	9	133.3333	PLL1	LVDS	48	25	PLL1	LVDS	48	25	PLL1	LVCNOS	18	66.6666	PLL1	LVCNOS
27	50	50	PLL2	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCNOS	100	25	PLL2	LVCNOS
28	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	100	25	PLL1	LVCNOS
29	100	25	PLL1	LVCNOS	100	25	PLL1	LVCNOS	16	156.25	PLL1	LVPECL	100	25	PLL1	LVCNOS
30	9	133.33	PLL1	LVDS	12	100	PLL1	HCSL	12	100	PLL1	HCSL	48	25	PLL1	LVCNOS
31	25	100	PLL2	HCSL	25	100	PLL2	HCSL	100	25	PLL2	LVDS	100	25	PLL2	HCSL
32	25	100	PLL2	HCSL	100	25	PLL2	LVDS	50	50	PLL2	LVCNOS	75	33.3333	PLL2	LVCNOS
33	4	156.25	PLL2	LVDS	1	n/a	n/a	Disable	6	100	PLL1	LVDS	50	12	PLL1	LVCNOS
34	16	156.25	PLL1	LVDS	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS	100	25	PLL2	LVCNOS
35	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS	100	25	PLL2	LVCNOS
36	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS	100	25	PLL2	LVCNOS
37	1	n/a	n/a	Disable	1	n/a	n/a	Disable	100	25	PLL2	LVCNOS	100	25	PLL2	LVCNOS
38	100	25	PLL1	LVCNOS	100	25	PLL1	LVCNOS	100	25	PLL1	LVCNOS	100	25	PLL1	LVCNOS
39	8	156.25	PLL2	LVPECL	10	125	PLL2	LVPECL	9	133.3333	PLL1	LVDS	50	24	PLL1	LVCNOS
40	8	156.25	PLL1	LVPECL	10	125	PLL1	LVPECL	9	133.3333	PLL2	LVDS	50	24	PLL2	LVCNOS
41	16	156.25	PLL1	LVPECL	8	312.5	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCNOS
42	16	156.25	PLL1	LVPECL	8	312.5	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL2	LVCNOS



**Table 8-18. Default ROM Contents (HW\_SW\_CTRL = "1") - Outputs [4-7] Configuration (continued)**

GPIO [5:0] (DECIMAL)	OUT4 DIV	OUT4 FREQ (MHz)	OUT4 MUX SEL	OUT4 TYPE	OUT5 DIV	OUT5 FREQ (MHz)	OUT5 MUX SEL	OUT5 TYPE	OUT6 DIV	OUT6 FREQ (MHz)	OUT6 MUX SEL	OUT6 TYPE	OUT7 DIV	OUT7 FREQ (MHz)	OUT7 MUX SEL	OUT7 TYPE
43	8	312.5	PLL1	LVPECL	25	100	PLL2	LVC MOS	50	50	PLL2	LVC MOS	100	25	PLL2	LVC MOS
44	8	312.5	PLL1	LVPECL	25	100	PLL2	LVC MOS	50	50	PLL2	LVC MOS	100	25	PLL2	LVC MOS
45	25	100	PLL1	LVPECL	33	27	PLL2	LVC MOS	100	25	PLL1	LVC MOS	100	25	PLL1	LVC MOS
46	16	38.88	PLL1	LVC MOS	16	38.88	PLL1	LVC MOS	12	74.25	PLL2	LVC MOS	33	27	PLL2	LVC MOS
47	20	125	PLL1	HCSL	25	100	PLL2	HCSL	1	n/a	n/a	Disable	100	25	PLL2	LVC MOS
48	20	125	PLL1	LVPECL	16	156.25	PLL1	LVPECL	25	100	PLL1	LVPECL	8	77.76	PLL2	LVDS
49	25	100	PLL1	LVPECL	25	100	PLL1	LVPECL	16	156.25	PLL1	LVPECL	100	25	PLL1	LVC MOS
50	25	100	PLL2	LVPECL	25	100	PLL2	LVPECL	25	100	PLL2	LVPECL	100	25	PLL2	LVC MOS
51	1	n/a	n/a	Disable	25	25	PLL1	LVC MOS	1	n/a	n/a	Disable	10	103	PLL2	LVC MOS
52	4	309	PLL2	LVPECL	1	n/a	n/a	Disable	25	25	PLL1	LVC MOS	12	103	PLL2	LVC MOS
53	15	66.666 6	PLL1	LVC MOS	1	n/a	n/a	Disable	1	n/a	n/a	Disable	15	40.96	PLL2	LVC MOS
54	16	156.25	PLL1	LVPECL	20	125	PLL1	LVPECL	25	100	PLL1	LVPECL	100	25	PLL1	LVC MOS
55	25	25	PLL1	LVC MOS	25	25	PLL1	LVC MOS	25	25	PLL1	LVC MOS	25	25	PLL1	LVC MOS
56	12	100	PLL1	LVPECL	48	25	PLL1	LVPECL	1	n/a	n/a	Disable	18	66.6666	PLL1	LVC MOS
57	12	100	PLL1	CML	48	25	PLL1	LVPECL	24	50	PLL1	LVPECL	18	66.6666	PLL1	LVC MOS
58	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL	25	100	PLL2	LVC MOS
59	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVC MOS	25	100	PLL2	LVC MOS
60	25	100	PLL2	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVPECL	25	100	PLL2	LVPECL
61	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL
62	16	156.25	PLL1	LVPECL	100	25	PLL2	LVPECL	100	25	PLL2	LVC MOS	25	100	PLL2	LVC MOS
63	16	156.25	PLL1	LVPECL	16	156.25	PLL1	LVPECL	20	125	PLL1	LVDS	25	100	PLL1	HCSL

## 9 Register Maps

### 9.1 LMK03328 Registers

The LMK03328 registers are shown in the table below. The registers occupy a single unified address space and all registers are accessible at any time. A total of 124 registers are present in the LMK03328.

**Table 9-1. LMK03328 Registers**

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
VNDRID_BY1	0	0x10	VNDRID[15:8]								
VNDRID_BY0	1	0x0B	VNDRID[7:0]								
PRODID	2	0x32	PRODID[7:0]								
REVID	3	0x02	REVID[7:0]								
PARTID	4	0x01	PRTID[7:0]								
PINMODE_SW	8	0x00	HW_SW_CTRL_MODE		GPIO32_SW_MODE[2:0]		RESERVED				
PINMODE_HW	9	0x00	GPIO_HW_MODE[5:0]						RESERVED		
TARGETADR	10	0x54	TARGETADR_GPIO1_SW[7:1]							RESERVED	
EEREV	11	0x00	EEREV[7:0]								
DEV_CTL	12	0xD9	RESETN_SW	SYNCRN_SW	RESERVED	SYNC_AUTO	SYNC_MUTE	AONAFTR LOCK	PLLSTRMODE	AUTOSTRT	
INT_LIVE	13	0x00	LOL1	LOS1	CAL1	LOL2	LOS2	CAL2	SECTOPRI1	SECTOPRI2	
INT_MASK	14	0x00	LOL1_MASK	LOS1_MASK	CAL1_MASK	LOL2_MASK	LOS2_MASK	CAL2_MASK	SECTOPRI1_MASK	SECTOPRI2_MASK	
INT_FLAG_POL	15	0x00	LOL1_POL	LOS1_POL	CAL1_POL	LOL2_POL	LOS2_POL	CAL2_POL	SECTOPRI1_POL	SECTOPRI2_POL	
INT_FLAG	16	0x00	LOL1_INTR	LOS1_INTR	CAL1_INTR	LOL2_INTR	LOS2_INTR	CAL2_INTR	SECTOPRI1_INTR	SECTOPRI2_INTR	
INTCTL	17	0x00	RESERVED						INT_AND_OR	INT_EN	
OSCCTL2	18	0x00	RISE_VALID_SEC	FALL_VALID_SEC	RISE_VALID_PRI	FALL_VALID_PRI	RESERVED				
STATCTL	19	0x00	RESERVED		STAT1_SHOOT_THRU_LIMIT	STAT0_SHOOT_THRU_LIMIT	RESERVED		STAT1_OPEND	STAT0_OPEND	
MUTELVL1	20	0x55	CH3_MUTE_LVL[1:0]		CH2_MUTE_LVL[1:0]		CH1_MUTE_LVL[1:0]		CH0_MUTE_LVL[1:0]		
MUTELVL2	21	0x55	CH7_MUTE_LVL[1:0]		CH6_MUTE_LVL[1:0]		CH5_MUTE_LVL[1:0]		CH4_MUTE_LVL[1:0]		
OUT_MUTE	22	0xFF	CH_7_MUTE	CH_6_MUTE	CH_5_MUTE	CH_4_MUTE	CH_3_MUTE	CH_2_MUTE	CH_1_MUTE	CH_0_MUTE	
STATUS_MUTE	23	0x02	RESERVED						STATUS1_MUTE	STATUS0_MUTE	
DYN_DLY	24	0x00	RESERVED		DIV_7_DYN_DLY	DIV_6_DYN_DLY	DIV_5_DYN_DLY	DIV_4_DYN_DLY	DIV_23_DYN_DLY	DIV_01_DYN_DLY	
REFDETCTL	25	0x55	DETECT_MODE_SEC[1:0]		DETECT_MODE_PRI[1:0]		LVL_SEL_SEC[1:0]		LVL_SEL_PRI[1:0]		
STAT0_INT	27	0x58	STAT0_SEL[3:0]			STAT0_POL		RESERVED			
STAT1	28	0x28	STAT1_SEL[3:0]			STAT1_POL		RESERVED			
OSCCTL1	29	0x06	DETECT_BYP	RESERVED	TERM2GND_SEC	TERM2GND_PRI	DIFFTERM_SE C	DIFFTERM_PRI	AC_MODE_SE C	AC_MODE_PRI	
PWDN	30	0x00	RESERVED	CMOSCHPWD N	CH7PWDN	CH6PWDN	CH5PWDN	CH4PWDN	CH23PWDN	CH01PWDN	
OUTCTL_0	31	0xB0	CH_0_1_MUX	OUT_0_SEL[1:0]		OUT_0_MODE1[1:0]		OUT_0_MODE2[1:0]		RESERVED	
OUTCTL_1	32	0x30	RESERVED	OUT_1_SEL[1:0]		OUT_1_MODE1[1:0]		OUT_1_MODE2[1:0]		RESERVED	
OUTDIV_0_1	33	0x01	OUT_0_1_DIV[7:0]								
OUTCTL_2	34	0xB0	CH_2_3_MUX	OUT_2_SEL[1:0]		OUT_2_MODE1[1:0]		OUT_2_MODE2[1:0]		RESERVED	
OUTCTL_3	35	0x30	RESERVED	OUT_3_SEL[1:0]		OUT_3_MODE1[1:0]		OUT_3_MODE2[1:0]		RESERVED	
OUTDIV_2_3	36	0x03	OUT_2_3_DIV[7:0]								
OUTCTL_4	37	0x18	CH_4_MUX[1:0]		OUT_4_SEL[1:0]		OUT_4_MODE1[1:0]		OUT_4_MODE2[1:0]		
OUTDIV_4	38	0x02	OUT_4_DIV[7:0]								
OUTCTL_5	39	0x18	CH_5_MUX[1:0]		OUT_5_SEL[1:0]		OUT_5_MODE1[1:0]		OUT_5_MODE2[1:0]		
OUTDIV_5	40	0x02	OUT_5_DIV[7:0]								
OUTCTL_6	41	0x18	CH_6_MUX[1:0]		OUT_6_SEL[1:0]		OUT_6_MODE1[1:0]		OUT_6_MODE2[1:0]		
OUTDIV_6	42	0x05	OUT_6_DIV[7:0]								
OUTCTL_7	43	0x18	CH_7_MUX[1:0]		OUT_7_SEL[1:0]		OUT_7_MODE1[1:0]		OUT_7_MODE2[1:0]		
OUTDIV_7	44	0x05	OUT_7_DIV[7:0]								
CMOSDIVCTRL	45	0x0A	PLL2CMOSPREDIV[1:0]		PLL1CMOSPREDIV[1:0]		STATUS1MUX[1:0]		STATUS0MUX[1:0]		

**Table 9-1. LMK03328 Registers (continued)**

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
CMOSDIV0	46	0x00	CMOSDIV0[7:0]								
CMOSDIV1	47	0x00	CMOSDIV1[7:0]								
STATUS_SLEW	49	0x00	RESERVED				STATUS1SLEW[1:0]		STATUS0SLEW[1:0]		
IPCLKSEL	50	0x95	SECBUFSEL[1:0]		PRIBUFSEL[1:0]		INSEL_PLL2[1:0]		INSEL_PLL1[1:0]		
IPCLKCTL	51	0x03	CLKMUX_BYPASS	RESERVED				SECONSWITCH	SECBUFGAIN	PRIBUFGAIN	
PLL1_RDIV	52	0x00	RESERVED						PLL1RDIV[2:0]		
PLL1_MDIV	53	0x00	RESERVED			PLL1MDIV[4:0]					
PLL2_RDIV	54	0x00	RESERVED						PLL2RDIV[2:0]		
PLL2_MDIV	55	0x00	RESERVED			PLL2MDIV[4:0]					
PLL1_CTRL0	56	0x1E	RESERVED			PLL1_P[2:0]			PLL1_SYNC_EN	PLL1_PDN	
PLL1_CTRL1	57	0x18	RESERVED			PRI_D	PLL1_CP[3:0]				
PLL1_NDIV_BY1	58	0x00	RESERVED				PLL1_NDIV[11:8]				
PLL1_NDIV_BY0	59	0x66	PLL1_NDIV[7:0]								
PLL1_FRACNUM_BY2	60	0x00	RESERVED		PLL1_NUM[21:16]						
PLL1_FRACNUM_BY1	61	0x00	PLL1_NUM[15:8]								
PLL1_FRACNUM_BY0	62	0x00	PLL1_NUM[7:0]								
PLL1_FRACDEN_BY2	63	0x00	RESERVED		PLL1_DEN[21:16]						
PLL1_FRACDEN_BY1	64	0x00	PLL1_DEN[15:8]								
PLL1_FRACDEN_BY0	65	0x00	PLL1_DEN[7:0]								
PLL1_MASHCTRL	66	0x0C	RESERVED				PLL1_DTHRMODE[1:0]		PLL1_ORDER[1:0]		
PLL1_LF_R2	67	0x24	RESERVED			PLL1_LF_R2[5:0]					
PLL1_LF_C1	68	0x00	RESERVED						PLL1_LF_C1[2:0]		
PLL1_LF_R3	69	0x00	RESERVED	PLL1_LF_R3[5:0]						PLL1_LF_INT_FRAC	
PLL1_LF_C3	70	0x00	RESERVED				PLL1_LF_C3[2:0]				
PLL2_CTRL0	71	0x1E	RESERVED			PLL2_P[2:0]			PLL2_SYNC_EN	PLL2_PDN	
PLL2_CTRL1	72	0x18	RESERVED			SEC_D	PLL2_CP[3:0]				
PLL2_NDIV_BY1	73	0x00	RESERVED				PLL2_NDIV[11:8]				
PLL2_NDIV_BY0	74	0x64	PLL2_NDIV[7:0]								
PLL2_FRACNUM_BY2	75	0x00	RESERVED		PLL2_NUM[21:16]						
PLL2_FRACNUM_BY1	76	0x00	PLL2_NUM[15:8]								
PLL2_FRACNUM_BY0	77	0x00	PLL2_NUM[7:0]								
PLL2_FRACDEN_BY2	78	0x00	RESERVED		PLL2_DEN[21:16]						
PLL2_FRACDEN_BY1	79	0x00	PLL2_DEN[15:8]								
PLL2_FRACDEN_BY0	80	0x00	PLL2_DEN[7:0]								
PLL2_MASHCTRL	81	0x0C	RESERVED				PLL2_DTHRMODE[1:0]		PLL2_ORDER[1:0]		
PLL2_LF_R2	82	0x24	RESERVED			PLL2_LF_R2[5:0]					
PLL2_LF_C1	83	0x00	RESERVED						PLL2_LF_C1[2:0]		

**Table 9-1. LMK03328 Registers (continued)**

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PLL2_LF_R3	84	0x00	RESERVED	PLL2_LF_R3[5:0]						PLL2_LF_INT_F RAC
PLL2_LF_C3	85	0x00	RESERVED						PLL2_LF_C3[2:0]	
XO_MARGININ G	86	0x00	RESERVED	MARGIN_DIG_STEP[2:0]			MARGIN_OPTION[1:0]		RESERVED	RESERVED
XO_OFFSET_ GPIO5_STEP_1 _BY1	88	0x00	RESERVED						XOOFFSET_STEP1[9:8]	
XO_OFFSET_ GPIO5_STEP_1 _BY0	89	0xDE	XOOFFSET_STEP1[7:0]							
XO_OFFSET_ GPIO5_STEP_2 _BY1	90	0x01	RESERVED						XOOFFSET_STEP2[9:8]	
XO_OFFSET_ GPIO5_STEP_2 _BY0	91	0x18	XOOFFSET_STEP2[7:0]							
XO_OFFSET_ GPIO5_STEP_3 _BY1	92	0x01	RESERVED						XOOFFSET_STEP3[9:8]	
XO_OFFSET_ GPIO5_STEP_3 _BY0	93	0x4B	XOOFFSET_STEP3[7:0]							
XO_OFFSET_ GPIO5_STEP_4 _BY1	94	0x01	RESERVED						XOOFFSET_STEP4[9:8]	
XO_OFFSET_ GPIO5_STEP_4 _BY0	95	0x86	XOOFFSET_STEP4[7:0]							
XO_OFFSET_ GPIO5_STEP_5 _BY1	96	0x01	RESERVED						XOOFFSET_STEP5[9:8]	
XO_OFFSET_ GPIO5_STEP_5 _BY0	97	0xBE	XOOFFSET_STEP5[7:0]							
XO_OFFSET_ GPIO5_STEP_6 _BY1	98	0x01	RESERVED						XOOFFSET_STEP6[9:8]	
XO_OFFSET_ GPIO5_STEP_6 _BY0	99	0xFE	XOOFFSET_STEP6[7:0]							
XO_OFFSET_ GPIO5_STEP_7 _BY1	100	0x02	RESERVED						XOOFFSET_STEP7[9:8]	
XO_OFFSET_ GPIO5_STEP_7 _BY0	101	0x47	XOOFFSET_STEP7[7:0]							
XO_OFFSET_ GPIO5_STEP_8 _BY1	102	0x02	RESERVED						XOOFFSET_STEP8[9:8]	
XO_OFFSET_ GPIO5_STEP_8 _BY0	103	0x9E	XOOFFSET_STEP8[7:0]							
XO_OFFSET_ SW_BY1	104	0x00	RESERVED						XOOFFSET_SW[9:8]	
XO_OFFSET_ SW_BY0	105	0x00	XOOFFSET_SW[7:0]							
PLL1_CTRL2	117	0x00	PLL1_STRETC H	RESERVED						
PLL1_CTRL3	118	0x03	RESERVED						PLL1_ENABLE_C3[2:0]	
PLL1_ CALCTRL0	119	0x01	RESERVED				PLL1_CLSDWAIT[1:0]		PLL1_VCOWAIT[1:0]	
PLL1_ CALCTRL1	120	0x00	RESERVED						PLL1_LOOPBW	
PLL2_CTRL2	131	0x00	PLL2_STRETC H	RESERVED						
PLL2_CTRL3	132	0x03	RESERVED						PLL2_ENABLE_C3[2:0]	
PLL2_ CALCTRL0	133	0x01	RESERVED				PLL2_CLSDWAIT[1:0]		PLL2_VCOWAIT[1:0]	
PLL2_ CALCTRL1	134	0x00	RESERVED						PLL2_LOOPBW	

**Table 9-1. LMK03328 Registers (continued)**

Name	Addr	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
NVMSCRC	135	0x00	NVMSCRC[7:0]								
NVMCNT	136	0x00	NVMCNT[7:0]								
NVMCTL	137	0x10	RESERVED	REGCOMMIT	NVMCRCERR	NVMAUTCRC	NVMCOMMIT	NVMBUSY	RESERVED	NVMPROG	
NVMLCRC	138	0x00	NVMLCRC[7:0]								
MEMADR_BY1	139	0x00	RESERVED				MEMADR[11:8]				
MEMADR_BY0	140	0x00	MEMADR[7:0]								
NVMDAT	141	0x00	NVMDAT[7:0]								
RAMDAT	142	0x00	RAMDAT[7:0]								
ROMDAT	143	0x00	ROMDAT[7:0]								
NVMUNLK	144	0x00	NVMUNLK[7:0]								
REGCOMMIT_PAGE	145	0x00	RESERVED				REGCOMMIT_PG[3:0]				
POR_CTRL	173	0x00	RESERVED	PLL2_POR_SLOW	RESERVED			PLL1_POR_SLOW	RESERVED		
XOCAPCTRL_BY1	199	0x00	RESERVED							XO_CAP_CTRL[9:8]	
XOCAPCTRL_BY0	200	0x00	XO_CAP_CTRL[7:0]								

### 9.1.1 VNDRID\_BY1 Register; R0

The VNDRID\_BY1 and VNDRID\_BY0 registers are used to store the unique 16-bit Vendor Identification number assigned to I<sup>2</sup>C vendors.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	VNDRID[15:8]	R	0x10	N	Vendor Identification Number Byte 1. The Vendor Identification Number is a unique 16-bit identification number assigned to I <sup>2</sup> C vendors.

### 9.1.2 VNDRID\_BY0 Register; R1

The VNDRID\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	VNDRID[7:0]	R	0x0B	N	Vendor Identification Number Byte 0.

### 9.1.3 PRODID Register; R2

The PRODID register is used to identify the LMK03328 device.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRODID[7:0]	R	0x32	N	Product Identification Number. The Product Identification Number is a unique 8-bit identification number used to identify the LMK03328.

### 9.1.4 REVID Register; R3

The REVID register is used to identify the LMK03328 mask revision.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	REVID[7:0]	R	0x02	N	Device Revision Number. The Device Revision Number is used to identify the LMK03328 die revision

### 9.1.5 PARTID Register; R4

Each LMK03328 device can be identified by a unique 8-bit number stored in the PARTID register. This register is always initialized from on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PRTID[7:0]	R	0x01	Y	Part Identification Number. The Part Identification Number is a unique 8-bit number which is used to serialize individual LMK03328 devices. The Part Identification Number is factory programmed and cannot be modified by the user.

### 9.1.6 PINMODE\_SW Register; R8

The PINMODE\_SW register records the device configuration setting. The configuration setting is registered when the reset is deasserted.

Bit #	Field	Type	Reset	EEPROM	Description		
[7]	HW_SW_CTRL_MODE	R	0	N	HW_SW_CTRL Pin Configuration. The HW_SW_CTRL_MODE field reflects the values sampled on the HW_SW_CTRL pin on the most recent device reset.		
					HW_SW_CTRL_MODE	HW_SW_CTRL	
					0	Soft Pin Mode	
					1	Hard Pin Mode	
[6:4]	GPIO32_SW_MODE[2:0]	R	0x0	N	GPIO32_SW Pin Configuration Mode. The GPIO_SW_MODE field reflects the values sampled on the GPIO[3:2] pins when HW_SW_CTRL is 0 on the most recent device reset. When HW_SW_CTRL is 1 this field reads back 0x0.		
					GPIO_SW_MODE	GPIO[3]	GPIO[2]
					0 (0x0)	0	0
					1 (0x1)	0	VIM
					2 (0x2)	0	1
					3 (0x3)	1	0
					4 (0x4)	1	VIM
					5 (0x5)	1	1
[3:0]	RESERVED	-	-	N	Reserved.		

### 9.1.7 PINMODE\_HW Register; R9

The PINMODE\_HW register records the device configuration setting. The configuration setting is registered when the reset is deasserted.

Bit #	Field	Type	Reset	EEPROM	Description		
[7:2]	GPIO_HW_MODE[5:0]	R	0x00	N	GPIO_HW[5:0] Pin Configuration Mode. The GPIO_HW_MODE field reflects the values sampled on pins GPIO[5:0] when HW_SW_CTRL is 1 on the most recent device reset. When HW_SW_CTRL is 0 this field reads back 0x0.		
					GPIO_HW_MODE	GPIO[5:0]	
					0 (0x00)	0 (0x00)	
					1 (0x01)	1 (0x01)	
					2 (0x02)	2 (0x02)	
					..	..	
					..	..	
					61 (0x3D)	61 (0x3D)	
					62 (0x3E)	62 (0x3E)	
					63 (0x3F)	63 (0x3F)	
[1:0]	RESERVED	-	-	N	Reserved.		

### 9.1.8 TARGETADR Register; R10

The TARGETADR register reflects the 7-bit I<sup>2</sup>C Target Address value initialized from on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:1]	TARGETADR_GP IO1_SW[7:1]	R	0x54	Y	I <sup>2</sup> C Target Address. This field holds the 7-bit Target Address used to identify this device during I <sup>2</sup> C transactions. When HW_SW_CTRL is 0 the two least significant bits of the address can be configured using GPIO[1] as shown. When HW_SW_CTRL is 1 then the two least significant bits are 00. The five MSBs in the Target I <sup>2</sup> C Address can only be modified in the SRAM. See <a href="#">Write SRAM</a> .	
					TARGETADR_GPIO1_SW[2:1]	GPIO[1]
					0 (0x0)	0
					1 (0x1)	V <sub>IM</sub>
	3 (0x3)	1				
[0]	RESERVED	-	-	N	Reserved.	

### 9.1.9 EEREV Register; R11

The EEREV register provides EEPROM/ROM image revision record and is initialized from EEPROM or ROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	EEREV[7:0]	R	0x00	Y	EEPROM Image Revision ID. EEPROM Image Revision is automatically retrieved from EEPROM and stored in the EEREV register after a reset or after a EEPROM commit operation.

### 9.1.10 DEV\_CTL Register; R12

The DEV\_CTL register holds the control functions described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	RESETN_SW	RW	1	N	Software Reset ALL functions (active low). Writing a 0 causes the device to recalibrate the VCO. The device registers remain unchanged when writing a 0 to this bit.	
[6]	SYNCRN_SW	RW	1	N	Software SYNC Assertion (active low). Writing a 0 to this bit is equivalent to asserting the GPIO0 pin.	
[5]	RESERVED	-	-	N	Reserved.	
[4]	SYNC_AUTO	RW	1	Y	Automatic Synchronization at start-up. When SYNC_AUTO is 1 at device start-up a synchronization sequence is initiated automatically after PLL lock has been achieved.	
[3]	SYNC_MUTE	RW	1	Y	Synchronization Mute Control. The SYNC_MUTE field determines whether or not the output drivers are muted during a Synchronization event.	
					SYNC_MUTE	SYNC Mute Behavior
					0	Do not mute any outputs during SYNC
	1	Mute all outputs during SYNC				
[2]	AONAFTERLOCK	RW	0	Y	Always On Clock behavior after Lock. If AONAFTERLOCK is 0 then the system clock is switched from the Always On Clock to the VCO Clock after lock and the Always On Clock oscillator is disabled. If AONAFTERLOCK is 1 then the Always on Clock remains as the digital system clock regardless of the PLL Lock state.	
[1]	PLLSTRTMODE	RW	0	Y	PLL Start-up Mode. If PLLSTRTMODE is 1 then the calibration sequence for both PLLs is run independently. This means PLL1 and PLL2 are calibrated in parallel at start-up. Additionally if PLL2 is subject to a Software Reset or Power down cycle then PLL2 re-calibration restarts regardless of the state of PLL1. If PLLSTRTMODE is 0 then PLL2 is only calibrated after PLL1 has achieved lock or PLL1 is powered down.	
[0]	AUTOSTRT	RW	1	Y	Auto start. If AUTOSTRT is set to 1 the device automatically attempts to achieve lock and enable outputs after a device reset. A device reset can be triggered by the power-on reset, RESETn pin or by writing to the RESETN_SW bit. If AUTOSTRT is 0 then the device halts after the configuration phase, a subsequent write to set the AUTOSTRT bit to 1 triggers the PLL Lock sequence.	

### 9.1.11 INT\_LIVE Register; R13

The INT\_LIVE register reflects the current status of the interrupt sources, regardless of the state of the INT\_EN bit.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1	R	0	N	Loss of lock on PLL1.
[6]	LOS1	R	0	N	Loss of input signal to PLL1. If input signal to PLL1 is lost and as a result PLL1 is unlocked, LOS1 takes precedence over LOL1 and only LOS1 is set to 1.
[5]	CAL1	R	0	N	VCO calibration active on PLL1.
[4]	LOL2	R	0	N	Loss of lock on PLL2.
[3]	LOS2	R	0	N	Loss of input signal to PLL2. If input signal to PLL2 is lost and as a result PLL2 is unlocked, LOS2 takes precedence over LOL2 and only LOS2 is set to 1.
[2]	CAL2	R	0	N	VCO calibration active on PLL2.
[1]	SECTOPRI1	R	0	N	Switch from secondary reference to primary reference in automatic mode for PLL1.
[0]	SECTOPRI2	R	0	N	Switch from secondary reference to primary reference in automatic mode for PLL2.

### 9.1.12 INT\_MASK Register; R14

The INT\_MASK register allows masking of the interrupt sources.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_MASK	RW	0	Y	Mask loss of lock on PLL1. When LOL1_MASK is 1 then the LOL1 interrupt source is masked and does not cause the interrupt signal to be activated.
[6]	LOS1_MASK	RW	0	Y	Mask loss of input signal to PLL1. When LOS1_MASK is 1 then the LOS1 interrupt source is masked and does not cause the interrupt signal to be activated.
[5]	CAL1_MASK	RW	0	Y	Mask VCO calibration active on PLL1. When CAL1_MASK is 1 then the CAL1 interrupt source is masked and does not cause the interrupt signal to be activated.
[4]	LOL2_MASK	RW	0	Y	Mask loss of lock on PLL2. When LOL2_MASK is 1 then the LOL2 interrupt source is masked and does not cause the interrupt signal to be activated.
[3]	LOS2_MASK	RW	0	Y	Mask loss of input signal PLL2. When LOS2_MASK is 1 then the LOS2 interrupt source is masked and does not cause the interrupt signal to be activated.
[2]	CAL2_MASK	RW	0	Y	Mask VCO calibration active on PLL2. When CAL2_MASK is 1 then the CAL2 interrupt source is masked and does not cause the interrupt signal to be activated.
[1]	SECTOPRI1_MASK	RW	0	Y	Mask switch from secondary reference to primary reference for PLL1. When SECTOPRI1_MASK is 1 then the SECTOPRI1 interrupt source is masked and does not cause the interrupt signal to be activated.
[0]	SECTOPRI2_MASK	RW	0	Y	Mask switch from secondary reference to primary reference for PLL2. When SECTOPRI2_MASK is 1 then the SECTOPRI2 interrupt source is masked and does not cause the interrupt signal to be activated.

### 9.1.13 INT\_FLAG\_POL Register; R15

The INT\_FLAG\_POL register controls the signal polarity that sets the Interrupt Flags.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_POL	RW	0	Y	LOL1 Flag Polarity. When LOL1_POL is 1 then a rising edge on LOL1 sets the LOL1_INTR bit of the INTERRUPT_FLAG register. When LOL1_POL is 0 then a falling edge on LOL1 sets the LOL1_INTR bit.
[6]	LOS1_POL	RW	0	Y	LOS1 Flag Polarity. When LOS1_POL is 1 then a rising edge on LOS1 sets the LOS1_INTR bit of the INTERRUPT_FLAG register. When LOS1_POL is 0 then a falling edge on LOS1 sets the LOS1_INTR bit.
[5]	CAL1_POL	RW	0	Y	CAL1 Flag Polarity. When CAL1_POL is 1 then a rising edge on CAL1 sets the CAL1_INTR bit of the INTERRUPT_FLAG register. When CAL1_POL is 0 then a falling edge on CAL1 sets the CAL1_INTR bit.
[4]	LOL2_POL	RW	0	Y	LOL2 Flag Polarity. When LOL2_POL is 1 then a rising edge on LOL2 sets the LOL2_INTR bit of the INTERRUPT_FLAG register. When LOL2_POL is 0 then a falling edge on LOL2 sets the LOL2_INTR bit.



Bit #	Field	Type	Reset	EEPROM	Description
[3]	LOS2_POL	RW	0	Y	LOS2 Flag Polarity. When LOS2_POL is 1 then a rising edge on LOS2 sets the LOS2_INTR bit of the INTERRUPT_FLAG register. When LOS2_POL is 0 then a falling edge on LOS2 sets the LOS2_INTR bit.
[2]	CAL2_POL	RW	0	Y	CAL2 Flag Polarity. When CAL2_POL is 1 then a rising edge on CAL2 sets the CAL2_INTR bit of the INTERRUPT_FLAG register. When CAL2_POL is 0 then a falling edge on CAL2 sets the CAL2_INTR bit.
[1]	SECTOPRI1_POL	RW	0	Y	SECTOPRI1 Flag Polarity. When SECTOPRI1_POL is 1 then a rising edge on SECTOPRI1 sets the SECTOPRI1_INTR bit of the INTERRUPT_FLAG register. When SECTOPRI1_POL is 0 then a falling edge on SECTOPRI1 sets the SECTOPRI1_INTR bit.
[0]	SECTOPRI2_POL	RW	0	Y	SECTOPRI2 Flag Polarity. When SECTOPRI2_POL is 1 then a rising edge on SECTOPRI2 sets the SECTOPRI2_INTR bit of the INTERRUPT_FLAG register. When SECTOPRI2_POL is 0 then a falling edge on SECTOPRI2 sets the SECTOPRI2_INTR bit.

### 9.1.14 INT\_FLAG Register; R16

The INT\_FLAG register records rising or falling edges on the interrupt sources. The polarity is controlled by the INT\_FLAG\_POL register. This register is only updated if the INT\_EN register bit is set to 1.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	LOL1_INTR	R	0	N	LOL1 Interrupt. The LOL1_INTR bit is set when an edge of the correct polarity is detected on the LOL1 interrupt source. The LOL1_INTR bit is cleared by writing a 0.
[6]	LOS1_INTR	R	0	N	LOS1 Interrupt. The LOS1_INTR bit is set when an edge of the correct polarity is detected on the LOS1 interrupt source. The LOS1_INTR bit is cleared by writing a 0.
[5]	CAL1_INTR	R	0	N	CAL1 Interrupt. The CAL1_INTR bit is set when an edge of the correct polarity is detected on the CAL1 interrupt source. The CAL1_INTR bit is cleared by writing a 0.
[4]	LOL2_INTR	R	0	N	LOL2 Interrupt. The LOL2_INTR bit is set when an edge of the correct polarity is detected on the LOL2 interrupt source. The LOL2_INTR bit is cleared by writing a 0.
[3]	LOS2_INTR	R	0	N	LOS2 Interrupt. The LOS2_INTR bit is set when an edge of the correct polarity is detected on the LOS2 interrupt source. The LOS2_INTR bit is cleared by writing a 0.
[2]	CAL2_INTR	R	0	N	CAL2 Interrupt. The CAL2_INTR bit is set when an edge of the correct polarity is detected on the CAL2 interrupt source. The CAL2_INTR bit is cleared by writing a 0.
[1]	SECTOPRI1_INTR	R	0	N	SECTOPRI1 Interrupt. The SECT2PRI1_INTR bit is set when an edge of the correct polarity is detected on the SECTOPRI1 interrupt source. The SECTOPRI1_INTR bit is cleared by writing a 0.
[0]	SECTOPRI2_INTR	R	0	N	SECTOPRI2 Interrupt. The SECTOPRI2_INTR bit is set when an edge of the correct polarity is detected on the SECTOPRI2 interrupt source. The SECTOPRI2_INTR bit is cleared by writing a 0.

### 9.1.15 INTCTL Register; R17

The INTCTL register allows configuration of the Interrupt operation.

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1]	INT_AND_OR	RW	0	Y	Interrupt AND/OR Combination. If INT_AND_OR is 1 then the interrupts are combined in an AND structure. In which case ALL unmasked interrupt flags must be active to generate the interrupt. If INT_AND_OR is 0 then the interrupts are combined in an OR structure, in which case any unmasked interrupt flags can generate the interrupt
	INT_AND_OR				Interrupt Function
	0				OR
	1				AND

Bit #	Field	Type	Reset	EEPROM	Description
[0]	INT_EN	RW	0	Y	Interrupt Enable. If INT_EN is 1 then the interrupt circuit is enabled, if INT_EN is 0 the interrupt circuit is disabled. When INT_EN is 0, interrupts can not be signaled on the STATUS pins and the INT_FLAG registers is not updated, however the INT_LIVE register still reflects the current state of the internal interrupt signals.

### 9.1.16 OSCCTL2 Register; R18

The OSCCTL2 register provides access to input reference status signals

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RISE_VALID_SE C	R	0	N	Secondary Input Rising Valid Indicator from Slew Rate Detector.
[6]	FALL_VALID_SE C	R	0	N	Secondary Input Falling Valid Indicator from Slew Rate Detector.
[5]	RISE_VALID_PR I	R	0	N	Primary Input Rising Valid Indicator from Slew Rate Detector.
[4]	FALL_VALID_PR I	R	0	N	Primary Input Falling Valid Indicator from Slew Rate Detector.
[3:0]	RESERVED	-	-	N	Reserved.

### 9.1.17 STATCTL Register; R19

The STATCTL register provides to STATUS0/1 output driver control signals.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	STAT1_SHOOT_ THRU_LIMIT	RW	0	Y	STATUS1 Output Shoot Through Current Limit. When STAT1_SHOOT_THRU_LIMIT is 1 then the transient current spikes are minimized, the performance of the STATUS1 output is degraded in this mode.
[4]	STAT0_SHOOT_ THRU_LIMIT	RW	0	Y	STATUS0 Output Shoot Through Current Limit. When STAT0_SHOOT_THRU_LIMIT is 1 then the transient current spikes are minimized, the performance of the STATUS0 output is degraded in this mode.
[3:2]	RESERVED	RW	0x0	Y	Reserved.
[1]	STAT1_OPEND	RW	0	Y	STATUS1 Open Drain Enable. When STAT1_OPEND is 1 the STATUS1 output is configured as an open-drain output driver.
[0]	STAT0_OPEND	RW	0	Y	STATUS0 Open Drain Enable. When STAT0_OPEND is 1 the STATUS0 output is configured as an open-drain output driver.

### 9.1.18 MUTELVL1 Register; R20

The MUTELVL1 register determines the Output Driver during mute for output drivers 0 to 3.

Bit #	Field	Type	Reset	EEPROM	Description		
[7:6]	CH3_MUTE_LVL[1:0]	RW	0x1	Y	Channel 3 Output Driver Mute Level. CH3_MUTE_LVL determines the configuration of the CH3 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH3_MUTE_LVL does not determine whether the CH3 driver is muted or not, instead this is determined by the CH_3_MUTE register bit.		
					CH3_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH3 Mute Bypass	CH3 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low
[5:4]	CH2_MUTE_LVL[1:0]	RW	0x1	Y	Channel 2 Output Driver Mute Level. CH2_MUTE_LVL determines the configuration of the CH2 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH2_MUTE_LVL does not determine whether the CH2 driver is muted or not, instead this is determined by the CH_2_MUTE register bit.		
					CH2_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH2 Mute Bypass	CH2 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low
[3:2]	CH1_MUTE_LVL[1:0]	RW	0x1	Y	Channel 1 Output Driver Mute Level. CH1_MUTE_LVL determines the configuration of the CH1 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH1_MUTE_LVL does not determine whether the CH1 driver is muted or not, instead this is determined by the CH_1_MUTE register bit.		
					CH1_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH1 Mute Bypass	CH1 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low

Bit #	Field	Type	Reset	EEPROM	Description										
[1:0]	CH0_MUTE_LVL[1:0]	RW	0x1	Y	Channel 0 Output Driver Mute Level. CH0_MUTE_LVL determines the configuration of the CH0 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH0_MUTE_LVL does not determine whether the CH0 driver is muted or not, instead this is determined by the CH_0_MUTE register bit.										
	CH0_MUTE_LVL				<table border="1"> <thead> <tr> <th>DIFF MODE</th> <th>CMOS MODE</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>CH0 Mute Bypass</td> </tr> <tr> <td>1 (0x1)</td> <td>Power-down, output goes to Vcm</td> </tr> <tr> <td>2 (0x2)</td> <td>Force output High</td> </tr> <tr> <td>3 (0x3)</td> <td>Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail</td> </tr> </tbody> </table>	DIFF MODE	CMOS MODE	0 (0x0)	CH0 Mute Bypass	1 (0x1)	Power-down, output goes to Vcm	2 (0x2)	Force output High	3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail
DIFF MODE	CMOS MODE														
0 (0x0)	CH0 Mute Bypass														
1 (0x1)	Power-down, output goes to Vcm														
2 (0x2)	Force output High														
3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail														
					CH0 Mute Bypass										
					Out_P Normal Operation, Out_N Force Output Low										
					Out_P Force Output Low, Out_N Normal Operation										
					Out_P Force Output Low, Out_N Force Output Low										

### 9.1.19 MUTELVL2 Register; R21

The MUTELVL2 register determines the Output Driver during mute for output drivers 4 to 7.

Bit #	Field	Type	Reset	EEPROM	Description		
[7:6]	CH7_MUTE_LVL L[1:0]	RW	0x1	Y	Channel 7 Output Driver Mute Level. CH7_MUTE_LVL determines the configuration of the CH7 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH7_MUTE_LVL does not determine whether the CH7 driver is muted or not, instead this is determined by the CH_7_MUTE register bit.		
					CH7_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH7 Mute Bypass	CH7 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low
[5:4]	CH6_MUTE_LVL L[1:0]	RW	0x1	Y	Channel 6 Output Driver Mute Level. CH6_MUTE_LVL determines the configuration of the CH6 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH6_MUTE_LVL does not determine whether the CH6 driver is muted or not, instead this is determined by the CH_6_MUTE register bit.		
					CH6_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH6 Mute Bypass	CH6 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Input Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low
[3:2]	CH5_MUTE_LVL L[1:0]	RW	0x1	Y	Channel 5 Output Driver Mute Level. CH5_MUTE_LVL determines the configuration of the CH5 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH5_MUTE_LVL does not determine whether the CH5 driver is muted or not, instead this is determined by the CH_5_MUTE register bit.		
					CH5_MUTE_LVL	DIFF MODE	CMOS MODE
					0 (0x0)	CH5 Mute Bypass	CH5 Mute Bypass
					1 (0x1)	Power-down, output goes to Vcm	Out_P Normal Operation, Out_N Force Output Low
					2 (0x2)	Force output High	Out_P Force Output Low, Out_N Normal Operation
					3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail	Out_P Force Output Low, Out_N Force Output Low

Bit #	Field	Type	Reset	EEPROM	Description										
[1:0]	CH4_MUTE_LVL[1:0]	RW	0x1	Y	Channel 4 Output Driver Mute Level. CH4_MUTE_LVL determines the configuration of the CH4 Output Driver during mute as shown in the following table and is recommended to be set to 0x3. CH4_MUTE_LVL does not determine whether the CH4 driver is muted or not, instead this is determined by the CH_4_MUTE register bit.										
	CH4_MUTE_LVL				<table border="1"> <thead> <tr> <th>DIFF MODE</th> <th>CMOS MODE</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>CH4 Mute Bypass</td> </tr> <tr> <td>1 (0x1)</td> <td>Power-down, output goes to Vcm</td> </tr> <tr> <td>2 (0x2)</td> <td>Force output High</td> </tr> <tr> <td>3 (0x3)</td> <td>Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail</td> </tr> </tbody> </table>	DIFF MODE	CMOS MODE	0 (0x0)	CH4 Mute Bypass	1 (0x1)	Power-down, output goes to Vcm	2 (0x2)	Force output High	3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail
DIFF MODE	CMOS MODE														
0 (0x0)	CH4 Mute Bypass														
1 (0x1)	Power-down, output goes to Vcm														
2 (0x2)	Force output High														
3 (0x3)	Force the positive output node to the internal regulator output voltage rail (when AC coupled to load) and the negative output node to the GND rail														
					CH4 Mute Bypass										
					Out_P Normal Operation, Out_N Force Output Low										
					Out_P Force Output Low, Out_N Normal Operation										
					Out_P Force Output Low, Out_N Force Output Low										

### 9.1.20 OUT\_MUTE Register; R22

#### Output Channel Mute Control

Bit #	Field	Type	Reset	EEPROM	Description
[7]	CH_7_MUTE	RW	1	Y	Channel 7 Mute Control. When CH_7_MUTE is set to 1 Output Channel 7 is automatically disabled when the selected clock source is invalid. When CH_7_MUTE_7 is 0, Channel 7 operates regardless of the state of the selected clock source.
[6]	CH_6_MUTE	RW	1	Y	Channel 6 Mute Control. When CH_6_MUTE is set to 1 Output Channel 6 is automatically disabled when the selected clock source is invalid. When CH_6_MUTE_6 is 0, Channel 6 operates regardless of the state of the selected clock source.
[5]	CH_5_MUTE	RW	1	Y	Channel 5 Mute Control. When CH_5_MUTE is set to 1 Output Channel 5 is automatically disabled when the selected clock source is invalid. When CH_5_MUTE_5 is 0, Channel 5 operates regardless of the state of the selected clock source.
[4]	CH_4_MUTE	RW	1	Y	Channel 4 Mute Control. When CH_4_MUTE is set to 1 Output Channel 4 is automatically disabled when the selected clock source is invalid. When CH_4_MUTE_4 is 0, Channel 4 operates regardless of the state of the selected clock source.
[3]	CH_3_MUTE	RW	1	Y	Channel 3 Mute Control. When CH_3_MUTE is set to 1 Output Channel 3 is automatically disabled when the selected clock source is invalid. When CH_3_MUTE is 0, Channel 3 operates regardless of the state of the selected clock source.
[2]	CH_2_MUTE	RW	1	Y	Channel 2 Mute Control. When CH_2_MUTE is set to 1 Output Channel 2 is automatically disabled when the selected clock source is invalid. When CH_2_MUTE is 0, Channel 2 operates regardless of the state of the selected clock source.
[1]	CH_1_MUTE	RW	1	Y	Channel 1 Mute Control. When CH_1_MUTE is set to 1 Output Channel 1 is automatically disabled when the selected clock source is invalid. When CH_1_MUTE is 0, Channel 1 operates regardless of the state of the selected clock source.
[0]	CH_0_MUTE	RW	1	Y	Channel 0 Mute Control. When CH_0_MUTE is set to 1 Output Channel 0 is automatically disabled when the selected clock source is invalid. When CH_0_MUTE is 0, Channel 0 operates regardless of the state of the selected clock source.

### 9.1.21 STATUS\_MUTE Register; R23

Status CMOS Output Mute Control

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1]	STATUS1_MUTE	RW	1	Y	STATUS 1 Mute Control. When the STATUS1 output is configured to provide a CMOS Clock and the STATUS1_MUTE bit is set to 1 then the STATUS1 Output is automatically disabled when the selected clock source is invalid. When STATUS1_MUTE is 0 the STATUS1 Output continues to operate regardless of the state of the selected clock source. If the STATUS1 output is not configured to provide a Clock then the output continues to operate regardless of the STATUS1_MUTE bit value.
[0]	STATUS0_MUTE	RW	0	Y	STATUS 0 Mute Control. When the STATUS0 output is configured to provide a CMOS Clock and the STATUS0_MUTE bit is set to 1 then the STATUS0 Output is automatically disabled when the selected clock source is invalid. When STATUS0_MUTE is 0 the STATUS0 Output continues to operate regardless of the state of the selected clock source. If the STATUS0 output is not configured to provide a Clock then the output continues to operate regardless of the STATUS0_MUTE bit value.

### 9.1.22 DYN\_DLY Register; R24

Output Divider Dynamic Delay Control

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	DIV_7_DYN_DL Y	RW	0	Y	Channel 7 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[4]	DIV_6_DYN_DL Y	RW	0	Y	Channel 6 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[3]	DIV_5_DYN_DL Y	RW	0	Y	Channel 5 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[2]	DIV_4_DYN_DL Y	RW	0	Y	Channel 4 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[1]	DIV_23_DYN_DL Y	RW	0	Y	Channel 23 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8
[0]	DIV_01_DYN_DL Y	RW	0	Y	Channel 01 Divider Dynamic Delay Control. Enables coarse frequency margining for divide value > 8

### 9.1.23 REFDETCTL Register; R25

The REFDETCTL register provides control over input reference clock detect features.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	DETECT_MODE_SEC[1:0]	RW	0x1	Y	Secondary Input Energy Detector Mode Control. The DETECT_MODE_SEC field determines the method for Energy Detection on a single-ended signal on the Secondary Input as follows. When rising and/or falling slew rate detector is enabled, the reference input must meet the following conditions for correct operation: $V_{IH} > 1.7\text{ V}$ and $V_{IL} < 0.2\text{ V}$ . When VIH/VIL level detector is enabled, the reference input must meet the following conditions for correct operation: $V_{IH} > 1.5\text{ V}$ and $V_{IL} < 0.4\text{ V}$ .
	DETECT_MODE_SEC				Energy Detection Method
	0 (0x0)				Rising Slew Rate Detector
	1 (0x1)				Rising and Falling Slew Rate Detector
	2 (0x2)				Falling Slew Rate Detector
	3 (0x3)				VIH/VIL Level Detector

Bit #	Field	Type	Reset	EEPROM	Description	
[5:4]	DETECT_MODE_PRI[1:0]	RW	0x1	Y	Primary Input Energy Detector Mode Control. The DETECT_MODE_PRI field determines the method for Energy Detection on a single-ended signal on the Primary Input as follows. When rising and/or falling slew rate detector is enabled, the reference input must meet the following conditions for correct operation: $V_{IH} > 1.7\text{ V}$ and $V_{IL} < 0.2\text{ V}$ . When VIH/VIL level detector is enabled, the reference input must meet the following conditions for correct operation: $V_{IH} > 1.5\text{ V}$ and $V_{IL} < 0.4\text{ V}$ .	
					DETECT_MODE_PRI	Energy Detection Method
					0 (0x0)	Rising Slew Rate Detector
					1 (0x1)	Rising and Falling Slew Rate Detector
					2 (0x2)	Falling Slew Rate Detector
					3 (0x3)	VIH/VIL Level Detector
[3:2]	LVL_SEL_SEC[1:0]	RW	0x1	Y	Secondary Input Comparator Level Selection. The LVL_SEL_SEC fields determines the levels on a differential signal for the Secondary Input Energy Detection block as follows.	
					LVL_SEL_SEC	Comparator Levels
					0 (0x0)	200 mV Differential
					1 (0x1)	300 mV Differential
					2 (0x2)	400 mV Differential
					3 (0x3)	RESERVED
[1:0]	LVL_SEL_PRI[1:0]	RW	0x1	Y	Primary Input Comparator Level Selection. The LVL_SEL_PRI field determines the levels on a differential signal for the Primary Input Energy Detection block as follows.	
					LVL_SEL_PRI	Comparator Levels
					0 (0x0)	200 mV Differential
					1 (0x1)	300 mV Differential
					2 (0x2)	400 mV Differential
					3 (0x3)	RESERVED



### 9.1.24 STAT0\_INT Register; R27

The STAT0\_INT register provides control of the STATUS0 output and Interrupt configuration. The STATUS0 pin is also used for test and diagnostic functions. The test configuration registers override the STAT0\_INT register.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:4]	STAT0_SEL[3:0]	RW	0x5	Y	STATUS0 Indicator Signal Select.	
					STAT0CFG	STATUS0 Information
					0 (0x0)	PRIREF Loss of Signal (LOS)
					1 (0x1)	SECREF Loss of Signal (LOS)
					2 (0x2)	PLL1 Loss of Lock (LOL)
					3 (0x3)	PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
					4 (0x4)	PLL1 N Divider, divided by 2
					5 (0x5)	PLL2 Loss of Lock (LOL)
					6 (0x6)	PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
					7 (0x7)	PLL2 N Divider, divided by 2
					8 (0x8)	PLL1 VCO Calibration Active (CAL)
					9 (0x9)	PLL2 VCO Calibration Active (CAL)
					10 (0xA)	Interrupt (INTR). Derived from INT_FLAG register bits.
					11 (0xB)	PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
					12 (0xC)	PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
					13 (0xD)	EEPROM Active
14 (0xE)	PLL1 Secondary to Primary Switch in Automatic Mode					
15 (0xF)	PLL2 Secondary to Primary Switch in Automatic Mode					
					The polarity of STATUS0 is set by the STAT0POL bit.	
[3]	STAT0_POL	RW	1	Y	STATUS0 Output Polarity. The STAT0_POL bit defines the polarity of information presented on the STATUS0 output. If STAT0_POL is set to 1 then STATUS0 is active high, if STAT0_POL is 0 then STATUS0 is active low.	
[2:0]	RESERVED	-	-	N	Reserved.	

### 9.1.25 STAT1 Register; R28

The STAT1\_INT register provides control of the STATUS1 output. The STATUS1 pin is also used for test and diagnostic functions. The test configuration registers override the STAT0 register.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	STAT1_SEL[3:0]	RW	0x2	Y	STATUS1 Indicator Signal Select. The STAT1_SEL field determines what information is presented on the STATUS1 output as follows.
	STAT1CFG				STATUS1 Information
	0 (0x0)				PRIREF Loss of Signal (LOS)
	1 (0x1)				SECREF Loss of Signal (LOS)
	2 (0x2)				PLL1 Loss of Lock (LOL)
	3 (0x3)				PLL1 R Divider, divided by 2 (when R Divider is not bypassed)
	4 (0x4)				PLL1 N Divider, divided by 2
	5 (0x5)				PLL2 Loss of Lock (LOL)
	6 (0x6)				PLL2 R Divider, divided by 2 (when R Divider is not bypassed)
	7 (0x7)				PLL2 N Divider, divided by 2
	8 (0x8)				PLL1 VCO Calibration Active (CAL)
	9 (0x9)				PLL2 VCO Calibration Active (CAL)
	10 (0xA)				Interrupt (INTR)
	11 (0xB)				PLL1 M Divider, divided by 2 (when M Divider is not bypassed)
	12 (0xC)				PLL2 M Divider, divided by 2 (when M Divider is not bypassed)
	13 (0xD)				EEPROM Active
	14 (0xE)				PLL1 Secondary to Primary Switch in Automatic Mode
	15 (0xF)				PLL2 Secondary to Primary Switch in Automatic Mode
					The polarity of STATUS1 is set by the STAT1POL bit.
[3]	STAT1_POL	RW	1	Y	STATUS1 Output Polarity. The STAT1_POL bit defines the polarity of information presented on the STATUS1 output. If STAT1_POL is set to 1 then STATUS1 is active high, if STAT1_POL is 0 then STATUS1 is active low.
[2:0]	RESERVED	-	-	N	Reserved.

### 9.1.26 OSCCTL1 Register; R29

The OSCCTL1 register provides control over input reference clock features.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	DETECT_BYP	RW	0	Y	Signal Detector Bypass. When DETECT_BYP is 1, the outputs of the Signal Detector (both Primary and Secondary) are ignored and the inputs are always considered to be valid by the PLL control state machines. The DETECT_BYP bit has no effect on the Interrupt register or STATUS output.
[6]	RESERVED	-	-	N	Reserved.
[5]	TERM2GND_SEC	RW	0	Y	Differential Termination to GND Control for Secondary Input. When TERM2GND_SEC is 1 an internal 50-Ω termination to GND is selected on the Secondary input in differential mode.
[4]	TERM2GND_PRI	RW	0	Y	Differential Termination to GND Control for Primary Input. When TERM2GND_PRI is 1 an internal 50-Ω termination to GND is selected on the Primary input in differential mode.
[3]	DIFFTERM_SEC	RW	0	Y	Differential Termination Control for Secondary Input. When DIFFTERM_SEC is 1 an internal 100-Ω termination is selected on the Secondary input in differential mode.
[2]	DIFFTERM_PRI	RW	1	Y	Differential Termination Control for Primary Input. When DIFFTERM_PRI is 1 an internal 100-Ω termination is selected on the Primary input in differential mode.

Bit #	Field	Type	Reset	EEPROM	Description
[1]	AC_MODE_SEC	RW	1	Y	AC-Coupling Mode for Secondary Input. When AC_MODE_SEC is 1, this enables the internal input biasing to support an externally AC-coupled input signal on the SECREP inputs. When AC_MODE_SEC is 0, the internal input bias is not used.
[0]	AC_MODE_PRI	RW	0	Y	AC-Coupling Mode for Primary Input. When AC_MODE_PRI is 1, this enables the internal input biasing to support an externally AC-coupled input signal on the PRIREF inputs. When AC_MODE_PRI is 0, the internal input bias is not used.

### 9.1.27 PWDN Register; R30

The PWDN register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6]	CMOSCHPWDN	RW	0	Y	CMOS Output Channel Power down.
[5]	CH7PWDN	RW	0	Y	Output Channel 7 Power down. When CH7PWDN is 1, the MUX and divider of channel 7 is disabled. To shut down entire output path (output MUX, divider and buffer), R43[5:4] must be set to 0x0 irrespective of R30.5.
[4]	CH6PWDN	RW	0	Y	Output Channel 6 Power down. When CH6PWDN is 1, the MUX and divider of channel 6 is disabled. To shut down entire output path (output MUX, divider and buffer), R41[5:4] must be set to 0x0 irrespective of R30.4.
[3]	CH5PWDN	RW	0	Y	Output Channel 5 Power down. When CH5PWDN is 1, the MUX and divider of channel 5 is disabled. To shut down entire output path (output MUX, divider and buffer), R39[5:4] must be set to 0x0 irrespective of R30.3.
[2]	CH4PWDN	RW	0	Y	Output Channel 4 Power down. When CH4PWDN is 1, the MUX and divider of channel 4 is disabled. To shut down entire output path (output MUX, divider and buffer), R37[5:4] must be set to 0x0 irrespective of R30.2.
[1]	CH23PWDN	RW	0	Y	Output Channel 23 Power down. When CH23PWDN is 1, the MUX and divider of channels 2 and 3 is disabled. To shut down entire output paths (output MUX, divider and buffers), R35[6:5] and R34[6:5] must be set to 0x0 irrespective of R30.1.
[0]	CH01PWDN	RW	0	Y	Output Channel 01 Power down. When CH01PWDN is 1, the MUX and divider of channels 0 and 1 is disabled. To shut down entire output paths (output MUX, divider and buffers), R32[6:5] and R31[6:5] must be set to 0x0 irrespective of R30.0.

### 9.1.28 OUTCTL\_0 Register; R31

The OUTCTL\_0 register provides control over Output 0.

Bit #	Field	Type	Reset	EEPROM	Description										
[7]	CH_0_1_MUX	RW	1	Y	The Channel 0 and 1 Clock Source Mux Control <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">CH_0_1_MUX</td> <td style="width: 50%;">CH0/CH1 Clock Source</td> </tr> <tr> <td>0</td> <td>PLL1</td> </tr> <tr> <td>1</td> <td>PLL2</td> </tr> </table>	CH_0_1_MUX	CH0/CH1 Clock Source	0	PLL1	1	PLL2				
CH_0_1_MUX	CH0/CH1 Clock Source														
0	PLL1														
1	PLL2														
[6:5]	OUT_0_SEL[1:0]	RW	0x1	Y	Channel 0 Output Driver Format Select. The OUT_0_SEL field controls the Channel 0 Output Driver as shown below. <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">OUT_0_SEL</td> <td style="width: 50%;">OUTPUT OPERATION</td> </tr> <tr> <td>0 (0x0)</td> <td>Disabled</td> </tr> <tr> <td>1 (0x1)</td> <td>AC-LVDS/AC-CML/AC-LVPECL</td> </tr> <tr> <td>2 (0x2)</td> <td>HCSL</td> </tr> <tr> <td>3 (0x3)</td> <td>LVC MOS</td> </tr> </table>	OUT_0_SEL	OUTPUT OPERATION	0 (0x0)	Disabled	1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	2 (0x2)	HCSL	3 (0x3)	LVC MOS
OUT_0_SEL	OUTPUT OPERATION														
0 (0x0)	Disabled														
1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL														
2 (0x2)	HCSL														
3 (0x3)	LVC MOS														

Bit #	Field	Type	Reset	EEPROM	Description		
[4:3]	OUT_0_MODE1[1:0]	RW	0x2	Y	Channel 0 Output Driver Mode1 Select.		
					OUT_0_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power up, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power up, positive polarity
[2:1]	OUT_0_MODE2[1:0]	RW	0x0	Y	Channel 0 Output Driver Mode2 Select.		
					OUT_0_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
					3 (0x3)	200 Ω	Power-up, positive polarity
[0]	RESERVED	-	-	N	Reserved.		

### 9.1.29 OUTCTL\_1 Register; R32

The OUTCTL\_1 register provides control over Output 1.

Bit #	Field	Type	Reset	EEPROM	Description		
[7]	RESERVED	-	-	N	Reserved.		
[6:5]	OUT_1_SEL[1:0]	RW	0x1	Y	Channel 1 Output Driver Format Select. The OUT_1_SEL field controls the Channel 1 Output Driver as shown below.		
					OUT_1_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
					3 (0x3)	LVC MOS	
[4:3]	OUT_1_MODE1[1:0]	RW	0x2	Y	Channel 1 Output Driver Mode1 Select.		
					OUT_1_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
					3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity
[2:1]	OUT_1_MODE2[1:0]	RW	0x0	Y	Channel 1 Output Driver Mode2 Select.		
					OUT_1_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
					3 (0x3)	200 Ω	Power-up, positive polarity
[0]	RESERVED	-	-	N	Reserved.		

### 9.1.30 OUTDIV\_0\_1 Register; R33

Channel [1:0] Output Divider

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	OUT_0_1_DIV[7:0]	RW	0x01	Y	The Channel 0 and 1 Output Divider. The Channel 0 and 1 Divider, OUT_0_1_DIV, is a 8-bit divider. The valid values for OUT_0_1_DIV range from 1 to 256 as shown below.
	OUT_0_1_DIV				DIVIDE RATIO
	0 (0x00)				1
	1 (0x01)				2
	2 (0x02)				3
	...				
	255 (0xFF)				256

### 9.1.31 OUTCTL\_2 Register; R34

The OUTCTL\_2 register provides control over Output 2.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	CH_2_3_MUX	RW	1	Y	The Channel 2 and 3 Clock Source Mux Control
	CH_2_3_MUX				CH2/CH3 Clock Source
	0				PLL1
	1				PLL2
[6:5]	OUT_2_SEL[1:0]	RW	0x1	Y	Channel 2 Output Driver Format Select. The OUT_2_SEL field controls the Channel 2 Output Driver as shown below.
	OUT_2_SEL				OUTPUT OPERATION
	0 (0x0)				Disabled
	1 (0x1)				AC-LVDS/AC-CML/AC-LVPECL
	2 (0x2)				HCSL
	3 (0x3)				LVCMS
[4:3]	OUT_2_MODE1[1:0]	RW	0x2	Y	Channel 2 Output Driver Mode1 Select.
	OUT_2_MODE1				Diff-Mode, I <sub>TAIL</sub> CMOS-Mode, Out_P
	0 (0x0)				4 mA (AC-LVDS) Power-down, tri-state
	1 (0x1)				6 mA (AC-CML) Power-down, low
	2 (0x2)				8 mA (AC-LVPECL) Power-up, negative polarity
	3 (0x3)				16 mA (HCSL) or 8 mA (AC-LVPECL) Power-up, positive polarity
[2:1]	OUT_2_MODE2[1:0]	RW	0x0	Y	Channel 2 Output Driver Mode2 Select.
	OUT_2_MODE2				Diff-Mode, Rload in HCSL mode CMOS=Mode, Out_N
	0 (0x0)				Tri-state Power-down, tri-state
	1 (0x1)				50 Ω Power-down, low
	2 (0x2)				100 Ω Power-up, negative polarity
	3 (0x3)				200 Ω Power-up, positive polarity
[0]	RESERVED	-	-	N	Reserved.

### 9.1.32 OUTCTL\_3 Register; R35

The OUTCTL\_3 register provides control over Output 3.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description		
[6:5]	OUT_3_SEL[1:0]	RW	0x1	Y	Channel 3 Output Driver Format Select. The OUT_3_SEL field controls the Channel 3 Output Driver as shown below.		
					OUT_3_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
3 (0x3)	LVCOS						
[4:3]	OUT_3_MODE1[1:0]	RW	0x2	Y	Channel 3 Output Driver Mode1 Select.		
					OUT_3_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity					
[2:1]	OUT_3_MODE2[1:0]	RW	0x0	Y	Channel 3 Output Driver Mode2 Select.		
					OUT_3_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
3 (0x3)	200 Ω	Power-up, positive polarity					
[0]	RESERVED	-	-	N	Reserved.		

### 9.1.33 OUTDIV\_2\_3 Register; R36

Channel [3:2] Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_2_3_DIV[7:0]	RW	0x03	Y	The Channel 2 and 3 Output Divider. The Channel 2 and 3 Divider, OUT_2_3_DIV, is a 8-bit divider. The valid values for OUT_2_3_DIV range from 1 to 256 as shown below.	
					OUT_2_3_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
255 (0xFF)	256					

### 9.1.34 OUTCTL\_4 Register; R37

The OUTCTL\_4 register provides control over Output 4

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	CH_4_MUX[1:0]	RW	0x0	Y	Channel 4 Clock Source Mux Control.	
					CH_4_MUX	CH4 Clock Source
					0 (0x0)	PLL1
					1 (0x1)	PLL2
					2 (0x2)	PRIMARY REFERENCE
3 (0x3)	SECONDARY REFERENCE					
When the doubler is enabled the Primary and Secondary Reference options reflects the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is bypassed.						

Bit #	Field	Type	Reset	EEPROM	Description		
[5:4]	OUT_4_SEL[1:0]	RW	0x1	Y	Channel 4 Output Driver Format Select. The OUT_4_SEL field controls the Channel 4 Output Driver as shown below.		
					OUT_1_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
	3 (0x3)	LVCMOS					
[3:2]	OUT_4_MODE1[1:0]	RW	0x2	Y	Channel 4 Output Driver Mode1 Select.		
					OUT_4_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
	3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity				
[1:0]	OUT_4_MODE2[1:0]	RW	0x0	Y	Channel 4 Output Driver Mode2 Select.		
					OUT_4_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
	3 (0x3)	200 Ω	Power-up, positive polarity				

### 9.1.35 OUTDIV\_4 Register; R38

Channel 4 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_4_DIV[7:0]	RW	0x02	Y	Channel 4 Output Divider. The Channel 4 Divider, OUT_4_DIV, is a 8-bit divider. The valid values for OUT_4_DIV range from 1 to 256 as shown below. The divider only operates on Channel 4 when the clock source is PLL or PLL2.	
					OUT_4_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
	255 (0xFF)	256				

### 9.1.36 OUTCTL\_5 Register; R39

The OUTCTL\_5 register provides control over Output 5.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	CH_5_MUX[1:0]	RW	0x0	Y	Channel 5 Clock Source Mux Control.	
					CH_5_MUX	CH5 Clock Source
					0 (0x0)	PLL1
					1 (0x1)	PLL2
					2 (0x2)	PRIMARY REFERENCE
					3 (0x3)	SECONDARY REFERENCE
When the doubler is enabled the Primary and Secondary Reference options reflects the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is bypassed.						

Bit #	Field	Type	Reset	EEPROM	Description		
[5:4]	OUT_5_SEL[1:0]	RW	0x1	Y	Channel 5 Output Driver Format Select. The OUT_5_SEL field controls the Channel 5 Output Driver as shown below.		
					OUT_1_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
	3 (0x3)	LVCOS					
[3:2]	OUT_5_MODE1[1:0]	RW	0x2	Y	Channel 5 Output Driver Mode1 Select.		
					OUT_5_MODE1	Diff-Mode, Itail	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
	3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity				
[1:0]	OUT_5_MODE2[1:0]	RW	0x0	Y	Channel 5 Output Driver Mode2 Select.		
					OUT_5_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
	3 (0x3)	200 Ω	Power-up, positive polarity				

### 9.1.37 OUTDIV\_5 Register; R40

Channel 5 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_5_DIV[7:0]	RW	0x02	Y	Channel 5 Output Divider. The Channel 5 Divider, OUT_5_DIV, is a 8-bit divider. The valid values for OUT_5_DIV range from 1 to 256 as shown below. The divider only operates on Channel 5 when the clock source is PLL or PLL2.	
					OUT_5_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
	255 (0xFF)	256				

### 9.1.38 OUTCTL\_6 Register; R41

The OUTCTL\_6 register provides control over Output 6.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	CH_6_MUX[1:0]	RW	0x0	Y	Channel 6 Clock Source Mux Control.	
					CH_6_MUX	CH6 Clock Source
					0 (0x0)	PLL1
					1 (0x1)	PLL2
					2 (0x2)	PRIMARY REFERENCE
					3 (0x3)	SECONDARY REFERENCE
When the doubler is enabled the Primary and Secondary Reference options reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is bypassed.						



Bit #	Field	Type	Reset	EEPROM	Description		
[5:4]	OUT_6_SEL[1:0]	RW	0x1	Y	Channel 6 Output Driver Format Select. The OUT_6_SEL field controls the Channel 6 Output Driver as shown below.		
					OUT_1_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
	3 (0x3)	LVC MOS					
[3:2]	OUT_6_MODE1 E1[1:0]	RW	0x2	Y	Channel 6 Output Driver Mode1 Select.		
					OUT_6_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
	3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity				
[1:0]	OUT_6_MODE2 E2[1:0]	RW	0x0	Y	Channel 6 Output Driver Mode2 Select.		
					OUT_6_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
	3 (0x3)	200 Ω	Power-up, positive polarity				

### 9.1.39 OUTDIV\_6 Register; R42

Channel 6 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_6_DIV[7:0]	RW	0x05	Y	Channel 6 Output Divider. The Channel 6 Divider, OUT_6_DIV, is a 8-bit divider. The valid values for OUT_6_DIV range from 1 to 256 as shown below. The divider only operates on Channel 6 when the clock source is PLL or PLL2.	
					OUT_6_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
					255 (0xFF)	256

### 9.1.40 OUTCTL\_7 Register; R43

The OUTCTL\_7 register provides control over Output 7.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	CH_7_MUX[1:0]	RW	0x0	Y	Channel 7 Clock Source Mux Control.	
					CH_7_MUX	CH7 Clock Source
					0 (0x0)	PLL1
					1 (0x1)	PLL2
					2 (0x2)	PRIMARY REFERENCE
					3 (0x3)	SECONDARY REFERENCE
When the doubler is enabled the Primary and Secondary Reference options reflect the frequency doubled reference. If the Primary or Secondary Reference options are selected the output divider is bypassed.						

Bit #	Field	Type	Reset	EEPROM	Description		
[5:4]	OUT_7_SEL[1:0]	RW	0x1	Y	Channel 7 Output Driver Format Select. The OUT_7_SEL field controls the Channel 7 Output Driver as shown below.		
					OUT_1_SEL	OUTPUT OPERATION	
					0 (0x0)	Disabled	
					1 (0x1)	AC-LVDS/AC-CML/AC-LVPECL	
					2 (0x2)	HCSL	
3 (0x3)	LVC MOS						
[3:2]	OUT_7_MODE1[1:0]	RW	0x2	Y	Channel 7 Output Driver Mode1 Select.		
					OUT_7_MODE1	Diff-Mode, I <sub>TAIL</sub>	CMOS-Mode, Out_P
					0 (0x0)	4 mA (AC-LVDS)	Power-down, tri-state
					1 (0x1)	6 mA (AC-CML)	Power-down, low
					2 (0x2)	8 mA (AC-LVPECL)	Power-up, negative polarity
3 (0x3)	16 mA (HCSL) or 8 mA (AC-LVPECL)	Power-up, positive polarity					
[1:0]	OUT_7_MODE2[1:0]	RW	0x0	Y	Channel 7 Output Driver Mode2 Select.		
					OUT_7_MODE2	Diff-Mode, Rload in HCSL mode	CMOS=Mode, Out_N
					0 (0x0)	Tri-state	Power-down, tri-state
					1 (0x1)	50 Ω	Power-down, low
					2 (0x2)	100 Ω	Power-up, negative polarity
3 (0x3)	200 Ω	Power-up, positive polarity					

### 9.1.41 OUTDIV\_7 Register; R44

Channel 7 Output Divider

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	OUT_7_DIV[7:0]	RW	0x05	Y	Channel 7 Output Divider. The Channel 7 Divider, OUT_7_DIV, is a 8-bit divider. The valid values for OUT_7_DIV range from 1 to 256 as shown below. The divider only operates on Channel 7 when the clock source is PLL or PLL2.	
					OUT_7_DIV	DIVIDE RATIO
					0 (0x00)	1
					1 (0x01)	2
					2 (0x02)	3
					...	
					255 (0xFF)	256

### 9.1.42 CMOSDIVCTRL Register; R45

CMOS Output Divider Control. The CMOS Clock Outputs provided on STATUS0 and STATUS1 can come from either CMOS Divider0 or CMOS Divider1. Additionally the clock source routed to the CMOS Dividers can come from either the PLL1 LVC MOS Pre-Divider or the PLL2 LVC MOS Pre-Divider.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	PLL2CMOSPREDIV[1:0]	RW	0x0	Y	PLL2 LVC MOS Pre-Divider Selection. The PLL2CMOSPREDIV field selects the divider value for the PLL2 pre-divider that drives the CMOS Dividers.	
					PLL2CMOSPREDIV	Divider Value
					0 (0x0)	Disabled
					1 (0x1)	4
					2 (0x2)	5
3 (0x3)	Reserved					

Bit #	Field	Type	Reset	EEPROM	Description	
[5:4]	PLL1CMOSPREDIV[1:0]	RW	0x0	Y	PLL1 LVCMOS Pre-Divider Selection. The PLL1CMOSPREDIV field selects the divider value for the PLL1 pre-divider that drives the CMOS Dividers.	
					PLL1CMOSPREDIV	Divider Value
					0 (0x0)	Disabled
					1 (0x1)	4
					2 (0x2)	5
[3:2]	STATUS1MUX[1:0]	RW	0x2	Y	STATUS1 Mux Selection. The STATUS1MUX field controls the signal source for the STATUS1 Pin as described below.	
					STATUS1MUX	STATUS1 OPERATION
					0 (0x0)	LVCMOS Clock, from STATUS0 Divider
					1 (0x1)	LVCMOS Clock, from STATUS1 Divider
					2 (0x2)	Normal Status Operation
[1:0]	STATUS0MUX[1:0]	RW	0x2	Y	STATUS0 Mux Selection. The STATUS0MUX field controls the signal source for the STATUS0 Pin as described below.	
					STATUS0MUX	STATUS0 OPERATION
					0 (0x0)	LVCMOS Clock, from STATUS0 Divider
					1 (0x1)	LVCMOS Clock, from STATUS1 Divider
					2 (0x2)	Normal Status Operation
3 (0x3)	STATUS0 Disabled					

### 9.1.43 CMOSDIV0 Register; R46

#### CMOS Output Divider 0

Bit #	Field	Type	Reset	EEPROM	Description	
[7:0]	CMOSDIV0[7:0]	RW	0x00	Y	CMOS Output Divider 0. The CMOS Divider0, CMOSDIV0, is a 8-bit divider that divides the clock source from the PLL1 LVCMOS Pre-Divider output. The valid values for CMOSDIV0 range from 1 to 256 as shown below.	
					CMOSDIV0	DIVIDE RATIO
					0 (0x00)	Disabled
					1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05)	6
					6 (0x06)	7
					7 (0x07)	8
					...	
					255 (0xFF)	256
					Whenever CMOS Divider0 is disabled, by setting CMOSDIV0 to 0, a Software reset must be issued, by setting SWRCMOSCH to 1, after the divider is programmed to a nonzero value.	

### 9.1.44 CMOSDIV1 Register; R47

#### CMOS Output Divider 1

Bit #	Field	Type	Reset	EEPROM	Description														
[7:0]	CMOSDIV1[7:0]	RW	0x0	Y	CMOS Output Divider 1. The CMOS Divider1, CMOSDIV1, is a 8-bit divider that divides the clock source from the PLL2 LVCMOS Pre-Divider output. The valid values for CMOSDIV1 range from 1 to 256 as shown below.														
					<table border="1"> <thead> <tr> <th>CMOSDIV1</th> <th>DIVIDE RATIO</th> </tr> </thead> <tbody> <tr> <td>0 (0x00)</td> <td>Disabled</td> </tr> <tr> <td>1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05)</td> <td>6</td> </tr> <tr> <td>6 (0x06)</td> <td>7</td> </tr> <tr> <td>7 (0x07)</td> <td>8</td> </tr> <tr> <td>...</td> <td></td> </tr> <tr> <td>255 (0xFF)</td> <td>256</td> </tr> </tbody> </table>	CMOSDIV1	DIVIDE RATIO	0 (0x00)	Disabled	1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05)	6	6 (0x06)	7	7 (0x07)	8	...		255 (0xFF)	256
CMOSDIV1	DIVIDE RATIO																		
0 (0x00)	Disabled																		
1 (0x01), 2 (0x02), 3 (0x03), 4 (0x04), 5 (0x05)	6																		
6 (0x06)	7																		
7 (0x07)	8																		
...																			
255 (0xFF)	256																		
					Whenever CMOS Divider1 is disabled, by setting CMOSDIV1 to 0, a Software reset must be issued, by setting SWRCMOSCH to 1, after the divider is programmed to a nonzero value.														

### 9.1.45 STATUS\_SLEW Register; R49

#### Status CMOS Output Slew Control

Bit #	Field	Type	Reset	EEPROM	Description										
[7:4]	RESERVED	-	-	N	Reserved.										
[3:2]	STATUS1SLEW[1:0]	RW	0x0	Y	STATUS1 Slew Control. The STATUS1SLEW field controls the slew rate of the STATUS1 output as shown below.										
					<table border="1"> <thead> <tr> <th>STATUS1SLEW</th> <th>STATUS1 Rise/Fall Time</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>Fast (0.35 ns)</td> </tr> <tr> <td>1 (0x1)</td> <td>RESERVED</td> </tr> <tr> <td>2 (0x2)</td> <td>Slow (2.1 ns)</td> </tr> <tr> <td>3 (0x3)</td> <td>RESERVED</td> </tr> </tbody> </table>	STATUS1SLEW	STATUS1 Rise/Fall Time	0 (0x0)	Fast (0.35 ns)	1 (0x1)	RESERVED	2 (0x2)	Slow (2.1 ns)	3 (0x3)	RESERVED
STATUS1SLEW	STATUS1 Rise/Fall Time														
0 (0x0)	Fast (0.35 ns)														
1 (0x1)	RESERVED														
2 (0x2)	Slow (2.1 ns)														
3 (0x3)	RESERVED														
[1:0]	STATUS0SLEW[1:0]	RW	0x0	Y	STATUS0 Slew Control. The STATUS0SLEW field controls the slew rate of the STATUS0 output as shown below.										
					<table border="1"> <thead> <tr> <th>STATUS0SLEW</th> <th>STATUS0 Rise/Fall Time</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>Fast (0.35 ns)</td> </tr> <tr> <td>1 (0x1)</td> <td>RESERVED</td> </tr> <tr> <td>2 (0x2)</td> <td>Slow (2.1 ns)</td> </tr> <tr> <td>3 (0x3)</td> <td>RESERVED</td> </tr> </tbody> </table>	STATUS0SLEW	STATUS0 Rise/Fall Time	0 (0x0)	Fast (0.35 ns)	1 (0x1)	RESERVED	2 (0x2)	Slow (2.1 ns)	3 (0x3)	RESERVED
STATUS0SLEW	STATUS0 Rise/Fall Time														
0 (0x0)	Fast (0.35 ns)														
1 (0x1)	RESERVED														
2 (0x2)	Slow (2.1 ns)														
3 (0x3)	RESERVED														

### 9.1.46 IPCLKSEL Register; R50

#### Input Clock Select

Bit #	Field	Type	Reset	EEPROM	Description										
[7:6]	SECBUFSEL[1:0]	RW	0x2	Y	Secondary Input Buffer Selection. SECBUFSEL configures the Secondary Input Buffer as follows.										
					<table border="1"> <thead> <tr> <th>SECBUFSEL</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>Single-ended Input</td> </tr> <tr> <td>1 (0x1)</td> <td>Differential Input</td> </tr> <tr> <td>2 (0x2)</td> <td>Crystal Input</td> </tr> <tr> <td>3 (0x3)</td> <td>Disabled</td> </tr> </tbody> </table>	SECBUFSEL	Mode	0 (0x0)	Single-ended Input	1 (0x1)	Differential Input	2 (0x2)	Crystal Input	3 (0x3)	Disabled
SECBUFSEL	Mode														
0 (0x0)	Single-ended Input														
1 (0x1)	Differential Input														
2 (0x2)	Crystal Input														
3 (0x3)	Disabled														

Bit #	Field	Type	Reset	EEPROM	Description	
[5:4]	PRIBUFSEL[1:0]	RW	0x1	Y	Primary Input Buffer Selection. PRIBUFSEL configures the Primary Input Buffer as follows.	
					PRIBUFSEL	Mode
					0 (0x0)	Single-ended Input
					1 (0x1)	Differential Input
					2 (0x2)	Disabled
					3 (0x3)	Disabled
[3:2]	INSEL_PLL2[1:0]	RW	0x1	Y	Reference Input Selection for PLL2. INSEL_PLL2 Determines the input select for PLL2 as follows.	
					INSEL_PLL2	Input Mode
					0 (0x0)	Automatic, Primary is preferred.
					1 (0x1)	Determined by external pin, REFSEL.
					2 (0x2)	Primary Input Selected.
					3 (0x3)	Secondary Input Selected.
					When INSEL_PLL2 is equal to b01 the REFSEL pin determines the reference clock source for PLL2 as follows.	
					REFSEL	PLL2 Reference Clock
					0	PLL2 Reference is Secondary Input
					V <sub>IM</sub>	PLL2 Reference is Secondary Input
					1	PLL2 Input MUX is set to Automatic Mode
[1:0]	INSEL_PLL1[1:0]	RW	0x1	Y	Reference Input Selection for PLL1. INSEL_PLL1 Determines the input select for PLL1 as follows.	
					INSEL_PLL1	Input Mode
					0 (0x0)	Automatic, Primary is preferred.
					1 (0x1)	Determined by external pin, REFSEL.
					2 (0x2)	Primary Input Selected.
					3 (0x3)	Secondary Input Selected.
					When INSEL_PLL1 is equal to b01 the REFSEL pin determines the reference clock source for PLL1 as follows.	
					REFSEL	PLL1 Reference Clock
					0	PLL1 Reference is Primary input
					V <sub>IM</sub>	PLL1 Input MUX is set to Automatic Mode
					1	PLL1 Input MUX is set to Automatic Mode

### 9.1.47 IPCLKCTL Register; R51

#### Input Clock Control

Bit #	Field	Type	Reset	EEPROM	Description
[7]	CLKMUX_BY PASS	RW	0	Y	Clock Mux Bypass. Controls whether the glitch-less clock mux on the Primary and Secondary Reference paths is enabled. When CLKMUX_BYPASS is 1 then the clock mux is bypassed.
[6:3]	RESERVED	RW	0x0	Y	Reserved.
[2]	SECONSWIT CH	RW	0	Y	Secondary Crystal Input Buffer On after Switch. Determines whether the Secondary Crystal Input Buffer remains on after a switch back to the Primary Input. If SECONSWITCH is 0 then the Secondary Crystal Input Buffer is disabled after a switch back to the Primary input. If SECONSWITCH is 1 then the Secondary Crystal Input Buffer remains active after a switch back to the Primary input.

Bit #	Field	Type	Reset	EEPROM	Description	
[1]	SECBUGAIN	RW	1	Y	Secondary Input Buffer Gain.	
					SECBUGAIN	GAIN
					0	Minimum
					1	Maximum
[0]	PRIBUGAIN	RW	1	Y	Primary Input Buffer Gain.	
					PRIBUGAIN	GAIN
					0	Minimum
					1	Maximum

#### 9.1.48 PLL1\_RDIV Register; R52

R Divider for PLL1

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	Reserved.	
[2:0]	PLL1RDIV[2:0]	RW	0x0	Y	PLL1 R Divider. PLL1 R Divider ratio is set by PLL1RDIV.	
					PLL1RDIV	PLL1 R-Divider Value
					0 (0x0)	Bypass
					1 (0x1)	2
					...	...
7 (0x7)	8					

#### 9.1.49 PLL1\_MDIV Register; R53

M Divider for PLL1

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:0]	PLL1MDIV[4:0]	RW	0x00	Y	PLL1 M Divider. PLL1 M Divider ratio is set by PLL1MDIV.	
					PLL1MDIV	PLL1 M-Divider Value
					0 (0x00)	Bypass
					1 (0x01)	2
					...	...
31 (0x1F)	32					

#### 9.1.50 PLL2\_RDIV Register; R54

R Divider for PLL2

Bit #	Field	Type	Reset	EEPROM	Description	
[7:3]	RESERVED	-	-	N	Reserved.	
[2:0]	PLL2RDIV[2:0]	RW	0x0	Y	PLL2 R Divider. PLL2 R Divider ratio is set by PLL2RDIV.	
					PLL2RDIV	PLL2 R-Divider Value
					0 (0x0)	Bypass
					1 (0x1)	2
					...	...
7 (0x7)	8					

#### 9.1.51 PLL2\_MDIV Register; R55

M Divider for PLL2

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:0]	PLL2MDIV[4:0]	RW	0x00	Y	PLL2 M Divider. PLL2 M Divider ratio is set by PLL2MDIV.	
					PLL2MDIV	PLL2 M-Divider Value
					0 (0x00)	Bypass
					1 (0x01)	2
					...	...
	31 (0x1F)	32				

### 9.1.52 PLL1\_CTRL0 Register; R56

The PLL1\_CTRL0 register provides control of PLL1. The PLL1\_CTRL0 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:2]	PLL1_P[2:0]	RW	0x7	Y	PLL1 Post-Divider. The PLL1_P field selects the PLL1 post-divider value as follows.	
					PLL1_P	Post Divider Value
					0 (0x0)	2
					1 (0x1)	2
					2 (0x2)	3
					3 (0x3)	4
					4 (0x4)	5
					5 (0x5)	6
					6 (0x6)	7
	7 (0x7)	8				
[1]	PLL1_SYNC_EN	RW	1	Y	PLL1 SYNC Enable. If PLL1_SYNC_EN is 1 then a SYNC event causes all channels which use PLL1 as a clock source to be re-synchronized.	
[0]	PLL1_PDN	RW	0	Y	PLL1 Power down. The PLL1_PDN bit determines whether PLL1 is automatically enabled and calibrated after a hardware reset. If the PLL1_PDN bit is set to 1 during normal operation then PLL1 is disabled and the calibration circuit is reset. When PLL1_PDN is then cleared to 0 PLL is re-enabled and the calibration sequence is automatically restarted.	
					PLL1_PDN	PLL1 STATE
					0	PLL1 Enabled
	1	PLL1 Disabled				

### 9.1.53 PLL1\_CTRL1 Register; R57

The PLL1\_CTRL1 register provides control of PLL1. The PLL1\_CTRL1 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5]	RESERVED	RW	0	Y	Reserved.
[4]	PRI_D	RW	1	Y	Primary Reference Doubler Enable. If PRI_D is 1 the Primary Input Frequency Doubler is enabled.

Bit #	Field	Type	Reset	EEPROM	Description
[3:0]	PLL1_CP[3:0]	RW	0x8	Y	PLL1 Charge Pump Gain. The PLL1_CP sets the charge pump current as follows.
	PLL1_CP				Icp (mA)
	1 (0x1)				0.4
	2 (0x2)				0.8
	3 (0x3)				1.2
	4 (0x4)				1.6
	5 (0x5)				2.0
	6 (0x6)				2.4
	7 (0x7)				2.8
	8 (0x8)				6.4

#### 9.1.54 PLL1\_NDIV\_BY1 Register; R58

The 12-bit N integer divider value for PLL1 is set by the PLL1\_NDIV\_BY1 and PLL1\_NDIV\_BY0 registers.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	PLL1_NDIV[11:8]	RW	0x0	Y	PLL1 N Divider Byte 1. PLL1 Integer N Divider bits 11 to 8.
	PLL1_NDIV				DIVIDER RATIO
	0 (0x000)				1
	1 (0x001)				1
	...				...
	4095 (0xFFFF)				4095

#### 9.1.55 PLL1\_NDIV\_BY0 Register; R59

The PLL1\_NDIV\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NDIV[7:0]	RW	0x66	Y	PLL1 N Divider Byte 0. PLL1 Integer N Divider bits 7 to 0.

#### 9.1.56 PLL1\_FRACNUM\_BY2 Register; R60

The Fractional Divider Numerator value for PLL1 is set by registers PLL1\_FRACNUM\_BY2, PLL1\_FRACNUM\_BY1 and PLL1\_FRACNUM\_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL1_NUM[21:16]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 2. Bits 21 to 16.

#### 9.1.57 PLL1\_FRACNUM\_BY1 Register; R61

The PLL1\_FRACNUM\_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NUM[15:8]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 1. Bits 15 to 8.

#### 9.1.58 PLL1\_FRACNUM\_BY0 Register; R62

The PLL1\_FRACNUM\_BY0 register is described in the following table.



Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_NUM[7:0]	RW	0x00	Y	PLL1 Fractional Divider Numerator Byte 0. Bits 7 to 0.

### 9.1.59 PLL\_FRACDEN\_BY2 Register; R63

The Fractional Divider Denominator value for PLL1 is set by registers PLL1\_FRACDEN\_BY2, PLL1\_FRACDEN\_BY1 and PLL1\_FRACDEN\_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL1_DEN[21:16]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 2. Bits 21 to 16.

### 9.1.60 PLL1\_FRACDEN\_BY1 Register; R64

The PLL1\_FRACDEN\_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_DEN[15:8]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 1. Bits 15 to 8.

### 9.1.61 PLL1\_FRACDEN\_BY0 Register; R65

The PLL1\_FRACDEN\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL1_DEN[7:0]	RW	0x00	Y	PLL1 Fractional Divider Denominator Byte 0. Bits 7 to 0.

### 9.1.62 PLL1\_MASHCTRL Register; R66

The PLL1\_MASHCTRL register provides control of the fractional divider for PLL1.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:2]	PLL1_DTHRMODE[1:0]	RW	0x3	Y	Mash Engine dither mode control. DITHERMODE 0 (0x0) Weak 1 (0x1) Medium 2 (0x2) Strong 3 (0x3) Dither Disabled
[1:0]	PLL1_ORDER[1:0]	RW	0x0	Y	Mash Engine Order. ORDER 0 (0x0) Integer Mode Divider 1 (0x1) 1st order 2 (0x2) 2nd order 3 (0x3) 3rd order

### 9.1.63 PLL1\_LF\_R2 Register; R67

The PLL1\_LF\_R2 register controls the value of the PLL1 Loop Filter R2.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description
[5:0]	PLL1_LF_R2[5:0]	RW	0x24	Y	PLL1 Loop Filter R2. NOTE: Table below lists commonly used R2 values but more selections are available.
	PLL1_LF_R2[5:0]				R2 ( $\Omega$ )
	1 (0x01)				236
	2 (0x02)				336
	4 (0x04)				536
	8 (0x08)				735
	32 (0x20)				1636
	48 (0x30)				2418

#### 9.1.64 PLL1\_LF\_C1 Register; R68

The PLL1\_LF\_C1 register controls the value of the PLL1 Loop Filter C1.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL1_LF_C1[2:0]	RW	0x0	Y	PLL1 Loop Filter C1. The value in pF is given by $5 + 50 * \text{PLL\_LF\_C1}$ (in binary).

#### 9.1.65 PLL1\_LF\_R3 Register; R69

The PLL1\_LF\_R3 register controls the value of the PLL1 Loop Filter R3.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6:1]	PLL1_LF_R3[5:0]	RW	0x00	Y	PLL1 Loop Filter R3. NOTE: Table below lists commonly used R3 values but more selections are available.
	PLL1_LF_R3[5:0]				R3 ( $\Omega$ )
	0 (0x00)				18
	2 (0x02)				318
	4 (0x04)				518
	8 (0x08)				717
	16 (0x10)				854
	32 (0x20)				1654
	64 (0x40)				3254
[0]	PLL1_LF_INT_FRAC	RW	0	Y	PLL1 Loop Filter Setting. Set to 0 for integer PLL and to 1 for fractional PLL.

#### 9.1.66 PLL1\_LF\_C3 Register; R70

The PLL1\_LF\_C3 register controls the value of the PLL1 Loop Filter C3.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL1_LF_C3[2:0]	RW	0x0	Y	PLL1 Loop Filter C3. The value in pF is given by $5 * \text{PLL\_LF\_C3}$ (in binary).

#### 9.1.67 PLL2\_CTRL0 Register; R71

The PLL2\_CTRL0 register provides control of PLL2. The PLL2\_CTRL0 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:5]	RESERVED	-	-	N	Reserved.	
[4:2]	PLL2_P[2:0]	RW	0x7	Y	PLL2 Post-Divider. The PLL2_P field selects the PLL2 post-divider value as follows.	
					PLL2_P	Post Divider Value
					0 (0x0)	2
					1 (0x1)	2
					2 (0x2)	3
					3 (0x3)	4
					4 (0x4)	5
					5 (0x5)	6
					6 (0x6)	7
7 (0x7)	8					
[1]	PLL2_SYNC_EN	RW	1	Y	PLL2 SYNC Enable. If PLL2_SYNC_EN is 1 then a SYNC event causes all channels which use PLL2 as a clock source to be resynchronized.	
[0]	PLL2_PDN	RW	0	Y	PLL2 Power down. The PLL2_PDN bit determines whether PLL2 is automatically enabled and calibrated after a hardware reset. If the PLL2_PDN bit is set to 1 during normal operation then PLL2 is disabled and the calibration circuit is reset. When PLL2_PDN is then cleared to 0 PLL2 is re-enabled and the calibration sequence is automatically restarted.	
					PLL2_PDN	PLL2-state
					0	PLL2 Enabled
					1	PLL2 Disabled

### 9.1.68 PLL2\_CTRL1 Register; R72

The PLL2\_CTRL1 register provides control of PLL2. The PLL2\_CTRL1 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description	
[7:6]	RESERVED	-	-	N	Reserved.	
[5]	RESERVED	RW	0	Y	Reserved.	
[4]	SEC_D	RW	1	Y	Secondary Reference Doubler Enable. If SEC_D is 1 the Secondary Input Frequency Doubler is enabled.	
[3:0]	PLL2_CP[3:0]	RW	0x8	Y	PLL2 Charge Pump Gain. The PLL2_CP sets the charge pump current as follows.	
					PLL2_CP	Icp (mA)
					1 (0x1)	0.4
					2 (0x2)	0.8
					3 (0x3)	1.2
					4 (0x4)	1.6
					5 (0x5)	2.0
					6 (0x6)	2.4
					7 (0x7)	2.8
8 (0x8)	6.4					

### 9.1.69 PLL2\_NDIV\_BY1 Register; R73

The 12-bit N integer divider value for PLL2 is set by the PLL2\_NDIV\_BY1 and PLL2\_NDIV\_BY0 registers.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	PLL2_N DIV[11:8]	RW	0x0	Y	PLL2 N Divider Byte 1. PLL2 Integer N Divider bits 11 to 8.
	PLL2_NDIV				DIVIDER RATIO
	0 (0x000)				1
	1 (0x001)				1
	...				...
	4095 (0xFF)				4095

### 9.1.70 PLL2\_NDIV\_BY0 Register; R74

The PLL2\_NDIV\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_N DIV[7:0]	RW	0x64	Y	PLL2 N Divider Byte 0. PLL2 Integer N Divider bits 7 to 0.

### 9.1.71 PLL2\_FRACNUM\_BY2 Register; R75

The Fractional Divider Numerator value for PLL2 is set by registers PLL2\_FRACNUM\_BY2, PLL2\_FRACNUM\_BY1 and PLL2\_FRACNUM\_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.
[5:0]	PLL2_NUM[21:16]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 2. Bits 21 to 16.

### 9.1.72 PLL2\_FRACNUM\_BY1 Register; R76

The PLL2\_FRACNUM\_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_NUM[15:8]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 1. Bits 15 to 8.

### 9.1.73 PLL2\_FRACNUM\_BY0 Register; R77

The PLL2\_FRACNUM\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_NUM[7:0]	RW	0x00	Y	PLL2 Fractional Divider Numerator Byte 0. Bits 7 to 0.

### 9.1.74 PLL2\_FRACDEN\_BY2 Register; R78

The Fractional Divider Denominator value for PLL2 is set by registers PLL2\_FRACDEN\_BY2, PLL2\_FRACDEN\_BY1 and PLL2\_FRACDEN\_BY0.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description
[5:0]	PLL2_DEN[21:16]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 2. Bits 21 to 16.

### 9.1.75 PLL2\_FRACDEN\_BY1 Register; R79

The PLL2\_FRACDEN\_BY1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_DEN[15:8]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 1. Bits 15 to 8.

### 9.1.76 PLL2\_FRACDEN\_BY0 Register; R80

The PLL2\_FRACDEN\_BY0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	PLL2_DEN[7:0]	RW	0x00	Y	PLL2 Fractional Divider Denominator Byte 0. Bits 7 to 0.

### 9.1.77 PLL2\_MASHCTRL Register; R81

The PLL2\_MASHCTRL register provides control of the fractional divider for PLL2.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:2]	PLL2_DTHRMODE[1:0]	RW	0x3	Y	Mash Engine dither mode control. DITHERMODE 0 (0x0) Weak 1 (0x1) Medium 2 (0x2) Strong 3 (0x3) Dither Disabled
[1:0]	PLL2_ORDER[1:0]	RW	0x0	Y	Mash Engine Order. ORDER 0 (0x0) Integer Mode Divider 1 (0x1) 1st order 2 (0x2) 2nd order 3 (0x3) 3rd order

### 9.1.78 PLL2\_LF\_R2 Register; R82

The PLL2\_LF\_R2 register controls the value of the PLL2 Loop Filter R2.

Bit #	Field	Type	Reset	EEPROM	Description
[7:6]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description	
[5:0]	PLL2_LF_R2[5:0]	RW	0x24	Y	PLL2 Loop Filter R2. NOTE: Table below lists commonly used R2 values but more selections are available.	
					PLL2_LF_R2[5:0]	R2 ( $\Omega$ )
					1 (0x01)	236
					2 (0x02)	336
					4 (0x04)	536
					8 (0x08)	735
					32 (0x20)	1636
					48 (0x30)	2418

### 9.1.79 PLL2\_LF\_C1 Register; R83

The PLL2\_LF\_C1 register controls the value of the PLL2 Loop Filter C1.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESE RVED	-	-	N	Reserved.
[2:0]	PLL2_LF_C1[2:0]	RW	0x0	Y	PLL2 Loop Filter C1. The value in pF is given by $5 + 50 * \text{PLL2\_LF\_C1}$ (in binary).

### 9.1.80 PLL2\_LF\_R3 Register; R84

The PLL2\_LF\_R3 register controls the value of the PLL2 Loop Filter R3.

Bit #	Field	Type	Reset	EEPROM	Description	
[7]	RESE RVED	-	-	N	Reserved.	
[6:1]	PLL2_LF_R3[5:0]	RW	0x00	Y	PLL2 Loop Filter R3. NOTE: Table below lists commonly used R3 values but more selections are available.	
					PLL1_LF_R3[5:0]	R3 ( $\Omega$ )
					0 (0x00)	18
					2 (0x02)	318
					4 (0x04)	518
					8 (0x08)	717
					16 (0x10)	854
					32 (0x20)	1654
64 (0x40)	3254					
[0]	PLL2_LF_INT_F RAC	RW	0	Y	PLL2 Loop Filter Setting. Set to 0 for integer PLL and to 1 for fractional PLL.	

### 9.1.81 PLL2\_LF\_C3 Register; R85

The PLL2\_LF\_C3 register controls the value of the PLL2 Loop Filter C3.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESE RVED	-	-	N	Reserved.
[2:0]	PLL2_LF_C3[2:0]	RW	0x0	Y	PLL2 Loop Filter C3. The value in pF is given by $5 * \text{PLL2\_LF\_C3}$ (in binary).

### 9.1.82 XO\_MARGINING Register; R86

Margin Control

Bit #	Field	Type	Reset	EEPROM	Description																		
[7]	RESERVED	-	-	N	Reserved.																		
[6:4]	MARGIN_DIG_STEP[2:0]	R	0x0	N	Margin Digital Step. MARGIN_DIG_STEP allows the current level of the margin selection pin (GPIO[5]) to be read. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>MARGIN_DIG_STEP</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>STEP1</td> </tr> <tr> <td>1 (0x1)</td> <td>STEP2</td> </tr> <tr> <td>2 (0x2)</td> <td>STEP3</td> </tr> <tr> <td>3 (0x3)</td> <td>STEP4. (Nominal loading for zero frequency offset)</td> </tr> <tr> <td>4 (0x4)</td> <td>STEP5</td> </tr> <tr> <td>5 (0x5)</td> <td>STEP6</td> </tr> <tr> <td>6 (0x6)</td> <td>STEP7</td> </tr> <tr> <td>7 (0x7)</td> <td>STEP8</td> </tr> </tbody> </table>	MARGIN_DIG_STEP	Value	0 (0x0)	STEP1	1 (0x1)	STEP2	2 (0x2)	STEP3	3 (0x3)	STEP4. (Nominal loading for zero frequency offset)	4 (0x4)	STEP5	5 (0x5)	STEP6	6 (0x6)	STEP7	7 (0x7)	STEP8
MARGIN_DIG_STEP	Value																						
0 (0x0)	STEP1																						
1 (0x1)	STEP2																						
2 (0x2)	STEP3																						
3 (0x3)	STEP4. (Nominal loading for zero frequency offset)																						
4 (0x4)	STEP5																						
5 (0x5)	STEP6																						
6 (0x6)	STEP7																						
7 (0x7)	STEP8																						
[3:2]	MARGIN_OPTION[1:0]	RW	0x0	Y	Margin Option Select. The MARGIN_OPTION field defines the operation of the Frequency Margining as follows. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>MARGIN_OPTIONS</th> <th>MARGIN Mode</th> </tr> </thead> <tbody> <tr> <td>0 (0x0)</td> <td>Margining Enabled when GPIO4 pin is low. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). When GPIO4 pin is high, STEP4 offset value is selected to use the nominal crystal loading.</td> </tr> <tr> <td>1 (0x1)</td> <td>Margining Enabled. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). GPIO4 pin state is ignored.</td> </tr> <tr> <td>2 (0x2)</td> <td>Margining Enabled. Frequency offset is controlled by XOOFFSET_SW register bits (R104 and R105).</td> </tr> </tbody> </table>	MARGIN_OPTIONS	MARGIN Mode	0 (0x0)	Margining Enabled when GPIO4 pin is low. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). When GPIO4 pin is high, STEP4 offset value is selected to use the nominal crystal loading.	1 (0x1)	Margining Enabled. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). GPIO4 pin state is ignored.	2 (0x2)	Margining Enabled. Frequency offset is controlled by XOOFFSET_SW register bits (R104 and R105).										
MARGIN_OPTIONS	MARGIN Mode																						
0 (0x0)	Margining Enabled when GPIO4 pin is low. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). When GPIO4 pin is high, STEP4 offset value is selected to use the nominal crystal loading.																						
1 (0x1)	Margining Enabled. GPIO5 pin selects the frequency offset setting (STEP1 to STEP8). GPIO4 pin state is ignored.																						
2 (0x2)	Margining Enabled. Frequency offset is controlled by XOOFFSET_SW register bits (R104 and R105).																						
[1:0]	RESERVED	-	-	N	Reserved.																		

### 9.1.83 XO\_OFFSET\_GPIO5\_STEP\_1\_BY1 Register; R88

XO Margining Step 1 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_STEP1[9:8]	RW	0x0	Y	XO Margining Step 1 Offset Value.

### 9.1.84 XO\_OFFSET\_GPIO5\_STEP\_1\_BY0 Register; R89

XO Margining Step 1 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_STEP1[7:0]	RW	0xDE	Y	XO Margining Step 1 Offset Value.

### 9.1.85 XO\_OFFSET\_GPIO5\_STEP\_2\_BY1 Register; R90

XO Margining Step 1 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description
[1:0]	XOOFFSET_ST EP2[9:8]	RW	0x1	Y	XO Margining Step 2 Offset Value.

**9.1.86 XO\_OFFSET\_GPIO5\_STEP\_2\_BY0 Register; R91**

XO Margining Step 2 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP2[7:0]	RW	0x18	Y	XO Margining Step 2 Offset Value.

**9.1.87 XO\_OFFSET\_GPIO5\_STEP\_3\_BY1 Register; R92**

XO Margining Step 3 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP3[9:8]	RW	0x1	Y	XO Margining Step 3 Offset Value.

**9.1.88 XO\_OFFSET\_GPIO5\_STEP\_3\_BY0 Register; R93**

XO Margining Step 3 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP3[7:0]	RW	0x4B	Y	XO Margining Step 3 Offset Value.

**9.1.89 XO\_OFFSET\_GPIO5\_STEP\_4\_BY1 Register; R94**

XO Margining Step 4 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP4[9:8]	RW	0x1	Y	XO Margining Step 4 Offset Value.

**9.1.90 XO\_OFFSET\_GPIO5\_STEP\_4\_BY0 Register; R95**

XO Margining Step 4 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP4[7:0]	RW	0x86	Y	XO Margining Step 4 Offset Value.

**9.1.91 XO\_OFFSET\_GPIO5\_STEP\_5\_BY1 Register; R96**

XO Margining Step 5 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP5[9:8]	RW	0x1	Y	XO Margining Step 5 Offset Value.

**9.1.92 XO\_OFFSET\_GPIO5\_STEP\_5\_BY0 Register; R97**

XO Margining Step 5 Offset Value (bits 7-0)



Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP5[7:0]	RW	0xBE	Y	XO Margining Step 5 Offset Value.

### 9.1.93 XO\_OFFSET\_GPIO5\_STEP\_6\_BY1 Register; R98

XO Margining Step 6 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP6[9:8]	RW	0x1	Y	XO Margining Step 6 Offset Value.

### 9.1.94 XO\_OFFSET\_GPIO5\_STEP\_6\_BY0 Register; R99

XO Margining Step 6 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP6[7:0]	RW	0xFE	Y	XO Margining Step 6 Offset Value.

### 9.1.95 XO\_OFFSET\_GPIO5\_STEP\_7\_BY1 Register; R100

XO Margining Step 7 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP7[9:8]	RW	0x2	Y	XO Margining Step 7 Offset Value.

### 9.1.96 XO\_OFFSET\_GPIO5\_STEP\_7\_BY0 Register; R101

XO Margining Step 7 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP7[7:0]	RW	0x47	Y	XO Margining Step 7 Offset Value.

### 9.1.97 XO\_OFFSET\_GPIO5\_STEP\_8\_BY1 Register; R102

XO Margining Step 8 Offset Value (bits 9-8)

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_ST EP8[9:8]	RW	0x2	Y	XO Margining Step 8 Offset Value.

### 9.1.98 XO\_OFFSET\_GPIO5\_STEP\_8\_BY0 Register; R103

XO Margining Step 8 Offset Value (bits 7-0)

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_ST EP8[7:0]	RW	0x9E	Y	XO Margining Step 8 Offset Value.

### 9.1.99 XO\_OFFSET\_SW\_BY1 Register; R104

Software Controlled XO Margining Offset Value (bits 9-8).

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XOOFFSET_SW[9:8]	RW	0x0	Y	XO Margining Software Controlled Offset Value.

### 9.1.100 XO\_OFFSET\_SW\_BY0 Register; R105

Software Controlled XO Margining Offset Value (bits 7-0).

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XOOFFSET_SW[7:0]	RW	0x00	Y	XO Margining Software Controlled Offset Value.

### 9.1.101 PLL1\_CTRL2 Register; R117

The PLL1\_CTRL2 register provides control of PLL1. The PLL1\_CTRL2 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	PLL1_STRETCH	RW	0	Y	Stretch PFD minimum pump width in fractional mode. A value of 0 is recommended for Integer-N PLL and sets the phase detector pulse width to 200 ps. A value of 1 is recommended for Fractional-N PLL and stretches the pulse width to roughly 600 ps.
[6:0]	RESERVED	-	-	N	Reserved.

### 9.1.102 PLL1\_CTRL3 Register; R118

The PLL1\_CTRL3 register provides control of PLL1. The PLL1\_CTRL3 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL1_ENABLE_C3[2:0]	RW	0x3	Y	PLL1 Loop Filter Settings.
					PLL1_ENABLE_C3[2:0]      MODE
					0 (0x0), 1 (0x1), 2 (0x2)      RESERVED
					3 (0x3)      2nd Order Loop Filter Recommended Setting for Integer PLL Mode.
					4 (0x4), 5 (0x5), 6 (0x6)      RESERVED
					7 (0x7)      3rd Order Loop Filter Recommended Setting for Fractional PLL Mode.

### 9.1.103 PLL1\_CALCTRL0 Register; R119

The PLL1\_CALCTRL0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:2]	PLL1_CLSDWAIT[1:0]	RW	0x0	Y	Closed Loop Wait Period. The CLSDWAIT field sets the closed loop wait period, in periods of the always on clock as follows. Use 0x1 for clock generator mode (> 10 kHz loop bandwidth) and 0x3 for jitter cleaner mode (< 1 kHz loop bandwidth).
					CLSDWAIT      Analog closed-loop VCO stabilization time
					0 (0x0)      30 μs
					1 (0x1)      300 μs
					2 (0x2)      30 ms
					3 (0x3)      300 ms

Bit #	Field	Type	Reset	EEPROM	Description
[1:0]	PLL1_VCOW AIT[1:0]	RW	0x1	Y	VCO Wait Period. Use 0x1 for all modes.
					VCOWAIT
					VCO stabilization time
					0 (0x0)
					20 μs
					1 (0x1)
					400 μs
					2 (0x2)
					8 ms
					3 (0x3)
					200 ms

### 9.1.104 PLL1\_CALCTRL1 Register; R120

The PLL1\_CALCTRL1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:1]	RESERVED	-	-	N	Reserved.
[0]	PLL1_LOOP BW	RW	0	Y	PLL1 Loop bandwidth Control. The PLL1_LOOPBW bit, when set to a 1, delays the calibration of the VCO by 60ms (+/-20%). Set the PLL1_LOOPBW bit to a 1 when the PLLx_POR_SLOW bits are set to 1 for improved PLL locking. When using PLL1 in jitter cleaner mode (setting PFD, charge pump, and loop filter for minimizing loop bandwidth), set the PLL1_LOOPBW bit to 1 for improved PLL locking.

### 9.1.105 PLL2\_CTRL2 Register; R131

The PLL2\_CTRL2 register provides control of PLL2. The PLL2\_CTRL2 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	PLL2_STRET CH	RW	0	Y	Stretch PFD minimum pump width in fractional mode. A value of 0 is recommended for Integer-N PLL and sets the phase detector pulse width to 200 ps. A value of 1 is recommended for Fractional-N PLL and stretches the pulse width to roughly 600 ps.
[6:0]	RESERVED	-	-	N	Reserved.

### 9.1.106 PLL2\_CTRL3 Register; R132

The PLL2\_CTRL3 register provides control of PLL2. The PLL2\_CTRL3 register fields are described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:3]	RESERVED	-	-	N	Reserved.
[2:0]	PLL2_ENABL E_C3[2:0]	RW	0x3	Y	PLL2 Loop Filter Settings.
					PLL2_ENABLE_C3[2:0]
					MODE
					0 (0x0), 1 (0x1), 2 (0x2)
					RESERVED
					3 (0x3)
					2nd Order Loop Filter Recommended Setting for Integer PLL Mode.
					4 (0x4), 5 (0x5), 6 (0x6)
					RESERVED
					7 (0x7)
					3rd Order Loop Filter Recommended Setting for Fractional PLL Mode.

### 9.1.107 PLL2\_CALCTRL0 Register; R133

The PLL2\_CALCTRL0 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description	
[3:2]	PLL2_CLSD WAIT[1:0]	RW	0x0	Y	Closed Loop Wait Period. The CLSDWAIT field sets the closed loop wait period, in periods of the always on clock as follows. Use 0x1 for clock generator mode (> 10 kHz loop bandwidth) and 0x3 for jitter cleaner mode (< 1 kHz loop bandwidth).	
					CLSDWAIT	Analog closed loop VCO stabilization time
					0 (0x0)	30 $\mu$ s
					1 (0x1)	300 $\mu$ s
					2 (0x2)	30 ms
					3 (0x3)	300 ms
[1:0]	PLL2_VCOW AIT[1:0]	RW	0x1	Y	VCO Wait Period. Use 0x1 for all modes.	
					VCOWAIT	VCO stabilization time
					0 (0x0)	20 $\mu$ s
					1 (0x1)	400 $\mu$ s
					2 (0x2)	8 ms
					3 (0x3)	200 ms

### 9.1.108 PLL2\_CALCTRL1 Register; R134

The PLL2\_CALCTRL1 register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7:1]	RESERVED	-	-	N	Reserved.
[0]	PLL2_LOOP BW	RW	0	Y	PLL2 Loop bandwidth Control. The PLL2_LOOPBW bit, when set to a 1, delays the calibration of the VCO by 60ms (+/-20%) . Set the PLL2_LOOPBW bit to a 1 when the PLLx_POR_SLOW bits are set to 1 for improved PLL locking. When using PLL2 in jitter cleaner mode (setting PFD, charge pump, and loop filter for minimizing loop bandwidth), set the PLL2_LOOPBW bit to 1 for improved PLL locking.

### 9.1.109 NVMSCRC Register; R135

The NVMSCRC register is intended to reflect the data programmed onto the EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMSC RC[7:0]	R	0x00	Y	Stored CRC value. When programming EEPROM, the device takes a CRC calculation of the data written in the EEPROM and stores the result in the NVMSCRC bit. Calculation of NVMLCRC includes all EEPROM bytes except for NVMSCRC.

### 9.1.110 NVMCNT Register; R136

The NVMCNT register is intended to reflect the number of on-chip EEPROM Erase/Program cycles that have taken place in EEPROM. The count is automatically incremented by hardware and stored in EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMCNT[7:0 ]	R	0x00	Y	EEPROM Program Count. The NVMCNT increments automatically after every EEPROM Erase/Program Cycle. The NVMCNT value is retrieved automatically after reset, after a EEPROM Commit operation or after a Erase/Program cycle. The NVMCNT register increments until the register reaches the maximum value of 255 after which no further increments take place.

### 9.1.111 NVMCTL Register; R137

The NVMCTL register allows control of the on-chip EEPROM Memories.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.

Bit #	Field	Type	Reset	EEPROM	Description
[6]	REGCOMMIT	RWSC	0	N	REG Commit to SRAM Array. The REGCOMMIT bit is used to initiate a transfer from the on-chip registers back to the corresponding location in the SRAM Array. The REGCOMMIT bit is automatically cleared to 0 when the transfer is complete. The particular page of SRAM used as the destination for the transfer is selected by the REGCOMMIT_PAGE register.
[5]	NVMCRCERR	R	0	N	EEPROM CRC Error Indication. The NVMCRCERR bit is set to 1 if a CRC Error has been detected when reading back from on-chip EEPROM during device configuration.
[4]	NVMAUTOCRC	RW	1	N	EEPROM Automatic CRC. When NVMAUTOCRC is 1 then the EEPROM Stored CRC byte is automatically calculated whenever an EEPROM program takes place.
[3]	NVMCOMMIT	RWSC	0	N	EEPROM Commit to Registers. The NVMCOMMIT bit is used to initiate a transfer of the on-chip EEPROM contents to internal registers. The transfer happens automatically after reset or when NVMCOMMIT is set to 1. The NVMCOMMIT bit is automatically cleared to 0. The I <sup>2</sup> C registers cannot be read while a Commit operation is taking place. The NVMCOMMIT operation can only be carried out when the Always On Clock is active. The Always On Clock can be kept running after lock by setting the AONAFTERLOCK bit.
[2]	NVMBUSY	R	0	N	EEPROM Program Busy Indication. The NVMBUSY bit is 1 during an on-chip EEPROM Erase/Program cycle. While NVMBUSY is 1 the on-chip EEPROM cannot be accessed.
[1]	RESERVED	RWSC	0	N	Reserved.
[0]	NVMPROG	RWSC	0	N	EEPROM Program Start. The NVMPROG bit is used to begin an on-chip EEPROM Erase/Program cycle. The Erase/Program cycle is only initiated if the immediately preceding I <sup>2</sup> C transaction was a write to the NVMUNLK register with the appropriate code. The NVMPROG bit is automatically cleared to 0. The EEPROM Erase/Program operation takes around 230 ms.

### 9.1.112 NVMLCRC Register; R138

The NVMLCRC register holds the Live CRC byte that has been calculated while reading on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMLCRC[7:0]	R	0x00	N	EEPROM Live CRC.

### 9.1.113 MEMADR\_BY1 Register; R139

The MEMADR\_BY1 register holds the MSB of the starting address for on-chip SRAM or EEPROM access.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	MEMADR[11:8]	RW	0x0	N	Memory Address. The MEMADR value determines the starting address for access to the on-chip memories. The on-chip memories and the corresponding address ranges are listed below. The data from the selected address is then accessed using one of the data registers listed below.
	MEMORY				MEMADR Range
	EEPROM EEPROM-Array				MEMADR[8:0]
	EEPROM SRAM-Array				MEMADR[8:0]
	ROM-Array				MEMADR[11:0]
					Data Register
					NVMDAT
					RAMDAT
					ROMDAT

### 9.1.114 MEMADR\_BY0 Register; R140

The MEMADR\_BY0 register holds the lower 8-bits of the starting address for on-chip SRAM or EEPROM access.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	MEMADR[7:0]	RW	0x00	N	Memory Address.

### 9.1.115 NVMDAT Register; R141

The NVMDAT register returns the on-chip EEPROM contents from the starting address specified by the MEMADR register.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMDAT[7:0]	R	0x00	N	EEPROM Read Data. The first time an I <sup>2</sup> C read transaction accesses the NVMDAT register address, either because the address is explicitly targeted or because the address is auto-incremented, the read transaction returns the EEPROM data located at the address specified by the MEMADR register. Any additional reads which are part of the same transaction causes the EEPROM address to be incremented and the next EEPROM data byte is returned. The I <sup>2</sup> C address is no longer auto-incremented (that is, the I <sup>2</sup> C address is locked to the NVMDAT register after the first access). Access to the NVMDAT register terminates at the end of the current I <sup>2</sup> C transaction.

### 9.1.116 RAMDAT Register; R142

The RAMDAT register provides read and write access to the SRAM that forms part of the on-chip EEPROM module.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	RAMDAT[7:0]	RW	0x00	N	RAM Read/Write Data. The first time an I <sup>2</sup> C read or write transaction accesses the RAMDAT register address, either because the address is explicitly targeted or because the address is auto-incremented, a read transaction returns the RAM data located at the address specified by the MEMADR register and a write transaction causes the current I <sup>2</sup> C data to be written to the address specified by the MEMADR register. Any additional accesses which are part of the same transaction causes the RAM address to be incremented and a read or write access occurs at the next SRAM address. The I <sup>2</sup> C address is no longer auto-incremented (that is, the I <sup>2</sup> C address is locked to the RAMDAT register after the first access). Access to the RAMDAT register terminates at the end of the current I <sup>2</sup> Cs transaction.

### 9.1.117 ROMDAT Register; R143

The romdat register provides read to the on-chip ROM module.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	ROMDAT[7:0]	R	0x00	N	ROM Read Data. The first time an I <sup>2</sup> C read or write transaction accesses the ROMDAT register address, either because the address is explicitly targeted or because the address is auto-incremented, a read transaction returns the ROM data located at the address specified by the MEMADR register. Any additional accesses which are part of the same transaction causes the ROM address to be incremented and a read access occurs at the next ROM address. The I <sup>2</sup> C address is no longer auto-incremented (that is, the I <sup>2</sup> C address is locked to the ROMDAT register after the first access). Access to the ROMDAT register terminates at the end of the current I <sup>2</sup> C transaction.

### 9.1.118 NVMUNLK Register; R144

The NVMUNLK register provides a rudimentary level of protection to prevent inadvertent programming of the on-chip EEPROM.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	NVMUNLK[7:0]	RW	0x00	N	EEPROM Prog Unlock. The NVMUNLK register must be written immediately prior to setting the NVMPROG bit of register NVMCTL, otherwise the Erase/Program cycle is not triggered. During the EEPROM Erase/Program cycle, no I <sup>2</sup> C packets can be sent to other devices sharing the I <sup>2</sup> C bus with LMK03328 and any violations invalidate the Erase/Program cycle. NVMUNLK must be written with a value of 0xEA.

### 9.1.119 REGCOMMIT\_PAGE Register; R145

The REGCOMMIT\_PAGE register determines the region of the EEPROM/SRAM array that is populated by the REGCOMMIT operation.

Bit #	Field	Type	Reset	EEPROM	Description
[7:4]	RESERVED	-	-	N	Reserved.
[3:0]	REGCOMM IT_PG[3:0]	RW	0x0	N	Register Commit Page (1 of 6 available pages that can be selected by the GPIO[3:2] pins for default power-up state. NOTE: Valid page values are 0 to 5. Do not use other values.)

### 9.1.120 POR\_CTRL Register; R173

The POR\_CTRL register is described in the following table.

Bit #	Field	Type	Reset	EEPROM	Description
[7]	RESERVED	-	-	N	Reserved.
[6]	PLL2_POR_SLOW				PLL2 POR Slow bit. Board parasitics can impact the startup of the device. If there are any irregularities during the POR, set the PLL1_POR_SLOW and PLL2_POR_SLOW bits to 1 to slow the internal POR ramp for improved POR reliability. When setting PLLx_POR_SLOW to 1, also set PLL1_LOOPBW and PLL2_LOOPBW to 1 for the PLL to lock properly. Setting PLLx_POR_SLOW bit and PLLX_LOOPBW bit adds a 60ms (+/-20%) delay between the ramp of the power supply pins and completion of the POR sequence.
[5:3]	RESERVED	-	-	N	Reserved.
[2]	PLL1_POR_SLOW	RW	0	Y	PLL1 POR Slow bit. Board parasitics can impact the startup of the device. If there are any irregularities during the POR, set the PLL1_POR_SLOW and PLL2_POR_SLOW bits to 1 to slow the internal POR ramp for improved POR reliability. When setting PLLx_POR_SLOW to 1, also set PLL1_LOOPBW and PLL2_LOOPBW to 1 for the PLL to lock properly. Setting PLLx_POR_SLOW bit and PLLX_LOOPBW bit adds a 60ms (+/-20%) delay between the ramp of the power supply pins and completion of the POR sequence.
[1:0]	RESERVED	-	-	N	Reserved.

### 9.1.121 XOCAPCTRL\_BY1 Register; R199

The XOCAPCTRL\_BY1 and XOCAPCTRL\_BY0 registers allow a readback of the XOCAPCTRL value that displays the on-chip load capacitance selected for the crystal.

Bit #	Field	Type	Reset	EEPROM	Description
[7:2]	RESERVED	-	-	N	Reserved.
[1:0]	XO_CAP_CTRL[9:8]	R	0x0	N	XO CAP CTRL register.

### 9.1.122 XOCAPCTRL\_BY0 Register; R200

The XOCAPCTRL\_BY1 and XOCAPCTRL\_BY0 registers allow a readback of the XOCAPCTRL value that displays the on-chip load capacitance selected for the crystal.

Bit #	Field	Type	Reset	EEPROM	Description
[7:0]	XO_CAP_CTRL[7:0]	R	0x00	N	XO CAP CTRL register.

## 9.2 EEPROM Map

The EEPROM map is shown in [Table 9-2](#). There are 6 EEPROM pages and the common EEPROM bits are shown first. Any bit from 11 to 344 that is labeled as "RESERVED" must be read first, with the read value rewritten to the location. Addresses 0 to 10 are not customer writable. These addresses are written automatically by the device. If using a custom configuration, use TICS Pro to determine the values to write in addresses 11 to 344.

**Table 9-2. EEPROM Map**

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	1
1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
2	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
3	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
4	NVMSCRC[7]	NVMSCRC[6]	NVMSCRC[5]	NVMSCRC[4]	NVMSCRC[3]	NVMSCRC[2]	NVMSCRC[1]	NVMSCRC[0]
5	NVMCNT[7]	NVMCNT[6]	NVMCNT[5]	NVMCNT[4]	NVMCNT[3]	NVMCNT[2]	NVMCNT[1]	NVMCNT[0]
6	RESERVED	1	1	1	1	RESERVED	1	1
7	1	1	RESERVED	1	1	1	1	RESERVED
8	1	1	1	1	RESERVED	1	1	1
9	1	RESERVED	1	1	1	1	RESERVED	1
10	1	1	1	RESERVED	1	1	1	1
11	TARGETADR_GPI O1_SW[7]	TARGETADR_GPI O1_SW[6]	TARGETADR_GPI O1_SW[5]	TARGETADR_GPI O1_SW[4]	TARGETADR_GPI O1_SW[3]	RESERVED	RESERVED	RESERVED
12	EEREV[7]	EEREV[6]	EEREV[5]	EEREV[4]	EEREV[3]	EEREV[2]	EEREV[1]	EEREV[0]
13	SYNC_AUTO	SYNC_MUTE	AONAFTERLOCK	PLLSTRTMODE	AUTOSTRT	LOL1_MASK	LOS1_MASK	CAL1_MASK
14	LOL2_MASK	LOS2_MASK	CAL2_MASK	SECTOPRI1_MASK	SECTOPRI2_MASK	LOL1_POL	LOS1_POL	CAL1_POL
15	LOL2_POL	LOS2_POL	CAL2_POL	SECTOPRI1_POL	SECTOPRI2_POL	INT_AND_OR	INT_EN	STAT1_SHOOT_T HRU_LIMIT
16	STAT0_SHOOT_T HRU_LIMIT	STAT1_HIZ	STAT0_HIZ	STAT1_OPEND	STAT0_OPEND	CH3_MUTE_LVL[1]	CH3_MUTE_LVL[0]	CH2_MUTE_LVL[1 ]
17	CH2_MUTE_LVL[0 ]	CH1_MUTE_LVL[1]	CH1_MUTE_LVL[0]	CH0_MUTE_LVL[1]	CH0_MUTE_LVL[0]	CH7_MUTE_LVL[1]	CH7_MUTE_LVL[0]	CH6_MUTE_LVL[1 ]
18	CH6_MUTE_LVL[0 ]	CH5_MUTE_LVL[1]	CH5_MUTE_LVL[0]	CH4_MUTE_LVL[1]	CH4_MUTE_LVL[0]	CH_7_MUTE	CH_6_MUTE	CH_5_MUTE
19	CH_4_MUTE	CH_3_MUTE	CH_2_MUTE	CH_1_MUTE	CH_0_MUTE	STATUS1_MUTE	STATUS0_MUTE	DIV_7_DYN_DLY
20	DIV_6_DYN_DLY	DIV_5_DYN_DLY	DIV_4_DYN_DLY	DIV_23_DYN_DLY	DIV_01_DYN_DLY	DETECT_MODE_S EC[1]	DETECT_MODE_S EC[0]	DETECT_MODE_ PRI[1]
21	DETECT_MODE_ PRI[0]	LVL_SEL_SEC[1]	LVL_SEL_SEC[0]	LVL_SEL_PRI[1]	LVL_SEL_PRI[0]	RESERVED	RESERVED	RESERVED
22	RESERVED	RESERVED	RESERVED	XOOFFSET_STEP 1[9]	XOOFFSET_STEP 1[8]	XOOFFSET_STEP 1[7]	XOOFFSET_STEP 1[6]	XOOFFSET_STEP 1[5]
23	XOOFFSET_STEP 1[4]	XOOFFSET_STEP 1[3]	XOOFFSET_STEP 1[2]	XOOFFSET_STEP 1[1]	XOOFFSET_STEP 1[0]	XOOFFSET_STEP 2[9]	XOOFFSET_STEP 2[8]	XOOFFSET_STEP 2[7]
24	XOOFFSET_STEP 2[6]	XOOFFSET_STEP 2[5]	XOOFFSET_STEP 2[4]	XOOFFSET_STEP 2[3]	XOOFFSET_STEP 2[2]	XOOFFSET_STEP 2[1]	XOOFFSET_STEP 2[0]	XOOFFSET_STEP 3[9]
25	XOOFFSET_STEP 3[8]	XOOFFSET_STEP 3[7]	XOOFFSET_STEP 3[6]	XOOFFSET_STEP 3[5]	XOOFFSET_STEP 3[4]	XOOFFSET_STEP 3[3]	XOOFFSET_STEP 3[2]	XOOFFSET_STEP 3[1]
26	XOOFFSET_STEP 3[0]	XOOFFSET_STEP 5[9]	XOOFFSET_STEP 5[8]	XOOFFSET_STEP 5[7]	XOOFFSET_STEP 5[6]	XOOFFSET_STEP 5[5]	XOOFFSET_STEP 5[4]	XOOFFSET_STEP 5[3]
27	XOOFFSET_STEP 5[2]	XOOFFSET_STEP 5[1]	XOOFFSET_STEP 5[0]	XOOFFSET_STEP 6[9]	XOOFFSET_STEP 6[8]	XOOFFSET_STEP 6[7]	XOOFFSET_STEP 6[6]	XOOFFSET_STEP 6[5]
28	XOOFFSET_STEP 6[4]	XOOFFSET_STEP 6[3]	XOOFFSET_STEP 6[2]	XOOFFSET_STEP 6[1]	XOOFFSET_STEP 6[0]	XOOFFSET_STEP 7[9]	XOOFFSET_STEP 7[8]	XOOFFSET_STEP 7[7]
29	XOOFFSET_STEP 7[6]	XOOFFSET_STEP 7[5]	XOOFFSET_STEP 7[4]	XOOFFSET_STEP 7[3]	XOOFFSET_STEP 7[2]	XOOFFSET_STEP 7[1]	XOOFFSET_STEP 7[0]	XOOFFSET_STEP 8[9]
30	XOOFFSET_STEP 8[8]	XOOFFSET_STEP 8[7]	XOOFFSET_STEP 8[6]	XOOFFSET_STEP 8[5]	XOOFFSET_STEP 8[4]	XOOFFSET_STEP 8[3]	XOOFFSET_STEP 8[2]	XOOFFSET_STEP 8[1]
31	XOOFFSET_STEP 8[0]	XOOFFSET_SW[9]	XOOFFSET_SW[8]	XOOFFSET_SW[7]	XOOFFSET_SW[6]	XOOFFSET_SW[5]	XOOFFSET_SW[4]	XOOFFSET_SW[3]
32	XOOFFSET_SW[2]	XOOFFSET_SW[1]	XOOFFSET_SW[0]	RESERVED	RESERVED	1	RESERVED	1
33	1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	1
34	1	RESERVED	RESERVED	1	1	RESERVED	RESERVED	RESERVED
35	RESERVED	RESERVED	RESERVED	1	1	RESERVED	RESERVED	1
36	RESERVED	1	RESERVED	1	RESERVED	RESERVED	1	RESERVED



**Table 9-2. EEPROM Map (continued)**

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
37	RESERVED	RESERVED	PLL2_POR_SLOW	RESERVED	RESERVED	RESERVED	PLL1_POR_SLOW	RESERVED
38	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
EEPROM_PAGE=0, 1, 2, 3, 4, 5								
39, 90, 141, 192, 243, 294	CH_0_1_MUX	OUT_0_SEL[1]	OUT_0_SEL[0]	OUT_0_MODE1[1]	OUT_0_MODE1[0]	OUT_0_MODE2[1]	OUT_0_MODE2[0]	OUT_1_SEL[1]
40, 91, 142, 193, 244, 295	OUT_1_SEL[0]	OUT_1_MODE1[1]	OUT_1_MODE1[0]	OUT_1_MODE2[1]	OUT_1_MODE2[0]	OUT_0_1_DIV[7]	OUT_0_1_DIV[6]	OUT_0_1_DIV[5]
41, 92, 143, 194, 245, 296	OUT_0_1_DIV[4]	OUT_0_1_DIV[3]	OUT_0_1_DIV[2]	OUT_0_1_DIV[1]	OUT_0_1_DIV[0]	CH_2_3_MUX	OUT_2_SEL[1]	OUT_2_SEL[0]
42, 93, 144, 195, 246, 297	OUT_2_MODE1[1]	OUT_2_MODE1[0]	OUT_2_MODE2[1]	OUT_2_MODE2[0]	OUT_3_SEL[1]	OUT_3_SEL[0]	OUT_3_MODE1[1]	OUT_3_MODE1[0]
43, 94, 145, 196, 247, 298	OUT_3_MODE2[1]	OUT_3_MODE2[0]	OUT_2_3_DIV[7]	OUT_2_3_DIV[6]	OUT_2_3_DIV[5]	OUT_2_3_DIV[4]	OUT_2_3_DIV[3]	OUT_2_3_DIV[2]
44, 95, 146, 197, 248, 299	OUT_2_3_DIV[1]	OUT_2_3_DIV[0]	CH_4_MUX[1]	CH_4_MUX[0]	OUT_4_SEL[1]	OUT_4_SEL[0]	OUT_4_MODE1[1]	OUT_4_MODE1[0]
45, 96, 147, 198, 249, 300	OUT_4_MODE2[1]	OUT_4_MODE2[0]	OUT_4_DIV[7]	OUT_4_DIV[6]	OUT_4_DIV[5]	OUT_4_DIV[4]	OUT_4_DIV[3]	OUT_4_DIV[2]
46, 97, 148, 199, 250, 301	OUT_4_DIV[1]	OUT_4_DIV[0]	CH_5_MUX[1]	CH_5_MUX[0]	OUT_5_SEL[1]	OUT_5_SEL[0]	OUT_5_MODE1[1]	OUT_5_MODE1[0]
47, 98, 149, 200, 251, 302	OUT_5_MODE2[1]	OUT_5_MODE2[0]	OUT_5_DIV[7]	OUT_5_DIV[6]	OUT_5_DIV[5]	OUT_5_DIV[4]	OUT_5_DIV[3]	OUT_5_DIV[2]
48, 99, 150, 201, 252, 303	OUT_5_DIV[1]	OUT_5_DIV[0]	CH_6_MUX[1]	CH_6_MUX[0]	OUT_6_SEL[1]	OUT_6_SEL[0]	OUT_6_MODE1[1]	OUT_6_MODE1[0]
49, 100, 151, 202, 253, 304	OUT_6_MODE2[1]	OUT_6_MODE2[0]	OUT_6_DIV[7]	OUT_6_DIV[6]	OUT_6_DIV[5]	OUT_6_DIV[4]	OUT_6_DIV[3]	OUT_6_DIV[2]
50, 101, 152, 203, 254, 305	OUT_6_DIV[1]	OUT_6_DIV[0]	CH_7_MUX[1]	CH_7_MUX[0]	OUT_7_SEL[1]	OUT_7_SEL[0]	OUT_7_MODE1[1]	OUT_7_MODE1[0]
51, 102, 153, 204, 255, 306	OUT_7_MODE2[1]	OUT_7_MODE2[0]	OUT_7_DIV[7]	OUT_7_DIV[6]	OUT_7_DIV[5]	OUT_7_DIV[4]	OUT_7_DIV[3]	OUT_7_DIV[2]
52, 103, 154, 205, 256, 307	OUT_7_DIV[1]	OUT_7_DIV[0]	PLL2CMOSPREDI V[1]	PLL2CMOSPREDI V[0]	PLL1CMOSPREDI V[1]	PLL1CMOSPREDI V[0]	STATUS1MUX[1]	STATUS1MUX[0]
53, 104, 155, 206, 257, 308	STATUS0MUX[1]	STATUS0MUX[0]	CMOSDIV0[7]	CMOSDIV0[6]	CMOSDIV0[5]	CMOSDIV0[4]	CMOSDIV0[3]	CMOSDIV0[2]
54, 105, 156, 207, 258, 309	CMOSDIV0[1]	CMOSDIV0[0]	CMOSDIV1[7]	CMOSDIV1[6]	CMOSDIV1[5]	CMOSDIV1[4]	CMOSDIV1[3]	CMOSDIV1[2]
55, 106, 157, 208, 259, 310	CMOSDIV1[1]	CMOSDIV1[0]	CH_7_PREDRVR	CH_6_PREDRVR	CH_5_PREDRVR	CH_4_PREDRVR	CH_3_PREDRVR	CH_2_PREDRVR
56, 107, 158, 209, 260, 311	CH_1_PREDRVR	CH_0_PREDRVR	STATUS1SLEW[1]	STATUS1SLEW[0]	STATUS0SLEW[1]	STATUS0SLEW[0]	SECBUFSEL[1]	SECBUFSEL[0]

**Table 9-2. EEPROM Map (continued)**

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
57, 108, 159, 210, 261, 312	PRIBUFSEL[1]	PRIBUFSEL[0]	INSEL_PLL2[1]	INSEL_PLL2[0]	INSEL_PLL1[1]	INSEL_PLL1[0]	CLKMUX_BYPASS	XO_DLYCTRL[3]
58, 109, 160, 211, 262, 313	XO_DLYCTRL[2]	XO_DLYCTRL[1]	XO_DLYCTRL[0]	SECBUFGAIN	PRIBUFGAIN	PLL1RDIV[2]	PLL1RDIV[1]	PLL1RDIV[0]
59, 110, 161, 212, 263, 314	PLL1MDIV[4]	PLL1MDIV[3]	PLL1MDIV[2]	PLL1MDIV[1]	PLL1MDIV[0]	PLL2RDIV[2]	PLL2RDIV[1]	PLL2RDIV[0]
60, 111, 162, 213, 264, 315	PLL2MDIV[4]	PLL2MDIV[3]	PLL2MDIV[2]	PLL2MDIV[1]	PLL2MDIV[0]	PLL1_P[2]	PLL1_P[1]	PLL1_P[0]
61, 112, 163, 214, 265, 316	PLL1_SYNC_EN	PLL1_PDN	PLL1_VM_BYP	PRI_D	PLL1_CP[3]	PLL1_CP[2]	PLL1_CP[1]	PLL1_CP[0]
62, 113, 164, 215, 266, 317	PLL1_NDIV[11]	PLL1_NDIV[10]	PLL1_NDIV[9]	PLL1_NDIV[8]	PLL1_NDIV[7]	PLL1_NDIV[6]	PLL1_NDIV[5]	PLL1_NDIV[4]
63, 114, 165, 216, 267, 318	PLL1_NDIV[3]	PLL1_NDIV[2]	PLL1_NDIV[1]	PLL1_NDIV[0]	PLL1_NUM[21]	PLL1_NUM[20]	PLL1_NUM[19]	PLL1_NUM[18]
64, 115, 166, 217, 268, 319	PLL1_NUM[17]	PLL1_NUM[16]	PLL1_NUM[15]	PLL1_NUM[14]	PLL1_NUM[13]	PLL1_NUM[12]	PLL1_NUM[11]	PLL1_NUM[10]
65, 116, 167, 218, 269, 320	PLL1_NUM[9]	PLL1_NUM[8]	PLL1_NUM[7]	PLL1_NUM[6]	PLL1_NUM[5]	PLL1_NUM[4]	PLL1_NUM[3]	PLL1_NUM[2]
66, 117, 168, 219, 270, 321	PLL1_NUM[1]	PLL1_NUM[0]	PLL1_DEN[21]	PLL1_DEN[20]	PLL1_DEN[19]	PLL1_DEN[18]	PLL1_DEN[17]	PLL1_DEN[16]
67, 118, 169, 220, 271, 322	PLL1_DEN[15]	PLL1_DEN[14]	PLL1_DEN[13]	PLL1_DEN[12]	PLL1_DEN[11]	PLL1_DEN[10]	PLL1_DEN[9]	PLL1_DEN[8]
68, 119, 170, 221, 272, 323	PLL1_DEN[7]	PLL1_DEN[6]	PLL1_DEN[5]	PLL1_DEN[4]	PLL1_DEN[3]	PLL1_DEN[2]	PLL1_DEN[1]	PLL1_DEN[0]
69, 120, 171, 222, 273, 324	PLL1_DTHRMODE[1]	PLL1_DTHRMODE[0]	PLL1_ORDER[1]	PLL1_ORDER[0]	PLL1_LF_R2[5]	PLL1_LF_R2[4]	PLL1_LF_R2[3]	PLL1_LF_R2[2]
70, 121, 172, 223, 274, 325	PLL1_LF_R2[1]	PLL1_LF_R2[0]	PLL1_LF_C1[2]	PLL1_LF_C1[1]	PLL1_LF_C1[0]	PLL1_LF_R3[6]	PLL1_LF_R3[5]	PLL1_LF_R3[4]
71, 122, 173, 224, 275, 326	PLL1_LF_R3[3]	PLL1_LF_R3[2]	PLL1_LF_R3[1]	PLL1_LF_R3[0]	PLL1_LF_C3[2]	PLL1_LF_C3[1]	PLL1_LF_C3[0]	PLL2_P[2]
72, 123, 174, 225, 276, 327	PLL2_P[1]	PLL2_P[0]	PLL2_SYNC_EN	PLL2_PDN	RESERVED	SEC_D	PLL2_CP[3]	PLL2_CP[2]
73, 124, 175, 226, 277, 328	PLL2_CP[1]	PLL2_CP[0]	PLL2_NDIV[11]	PLL2_NDIV[10]	PLL2_NDIV[9]	PLL2_NDIV[8]	PLL2_NDIV[7]	PLL2_NDIV[6]
74, 125, 176, 227, 278, 329	PLL2_NDIV[5]	PLL2_NDIV[4]	PLL2_NDIV[3]	PLL2_NDIV[2]	PLL2_NDIV[1]	PLL2_NDIV[0]	PLL2_NUM[21]	PLL2_NUM[20]
75, 126, 177, 228, 279, 330	PLL2_NUM[19]	PLL2_NUM[18]	PLL2_NUM[17]	PLL2_NUM[16]	PLL2_NUM[15]	PLL2_NUM[14]	PLL2_NUM[13]	PLL2_NUM[12]

**Table 9-2. EEPROM Map (continued)**

Byte #	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
76, 127, 178, 229, 280, 331	PLL2_NUM[11]	PLL2_NUM[10]	PLL2_NUM[9]	PLL2_NUM[8]	PLL2_NUM[7]	PLL2_NUM[6]	PLL2_NUM[5]	PLL2_NUM[4]
77, 128, 179, 230, 281, 332	PLL2_NUM[3]	PLL2_NUM[2]	PLL2_NUM[1]	PLL2_NUM[0]	PLL2_DEN[21]	PLL2_DEN[20]	PLL2_DEN[19]	PLL2_DEN[18]
78, 129, 180, 231, 282, 333	PLL2_DEN[17]	PLL2_DEN[16]	PLL2_DEN[15]	PLL2_DEN[14]	PLL2_DEN[13]	PLL2_DEN[12]	PLL2_DEN[11]	PLL2_DEN[10]
79, 130, 181, 232, 283, 334	PLL2_DEN[9]	PLL2_DEN[8]	PLL2_DEN[7]	PLL2_DEN[6]	PLL2_DEN[5]	PLL2_DEN[4]	PLL2_DEN[3]	PLL2_DEN[2]
80, 131, 182, 233, 284, 335	PLL2_DEN[1]	PLL2_DEN[0]	PLL2_DTHRMODE[1]	PLL2_DTHRMODE[0]	PLL2_ORDER[1]	PLL2_ORDER[0]	PLL2_LF_R2[5]	PLL2_LF_R2[4]
81, 132, 183, 234, 285, 336	PLL2_LF_R2[3]	PLL2_LF_R2[2]	PLL2_LF_R2[1]	PLL2_LF_R2[0]	PLL2_LF_C1[2]	PLL2_LF_C1[1]	PLL2_LF_C1[0]	PLL2_LF_R3[6]
82, 133, 184, 235, 286, 337	PLL2_LF_R3[5]	PLL2_LF_R3[4]	PLL2_LF_R3[3]	PLL2_LF_R3[2]	PLL2_LF_R3[1]	PLL2_LF_R3[0]	PLL2_LF_C3[2]	PLL2_LF_C3[1]
83, 134, 185, 236, 287, 338	PLL2_LF_C3[0]	MARGIN_OPTION[1]	MARGIN_OPTION[0]	STAT0_SEL[3]	STAT0_SEL[2]	STAT0_SEL[1]	STAT0_SEL[0]	STAT0_POL
84, 135, 186, 237, 288, 339	STAT1_SEL[3]	STAT1_SEL[2]	STAT1_SEL[1]	STAT1_SEL[0]	STAT1_POL	DETECT_BYP	TERM2GND_SEC	TERM2GND_PRI
85, 136, 187, 238, 289, 340	DIFFTERM_SEC	DIFFTERM_PRI	AC_MODE_SEC	AC_MODE_PRI	CMOSCHPWDN	CH7PWDN	CH6PWDN	CH5PWDN
86, 137, 188, 239, 290, 341	CH4PWDN	CH23PWDN	CH01PWDN	PLL1_STRETCH	PLL1_ENABLE_C3[2]	PLL1_ENABLE_C3[1]	PLL1_ENABLE_C3[0]	PLL1_CLSDWAIT[1]
87, 138, 189, 240, 291, 342	PLL1_CLSDWAIT[0]	PLL1_VCOWAIT[1]	PLL1_VCOWAIT[0]	PLL1_LOOPBW	PLL2_STRETCH	PLL2_ENABLE_C3[2]	PLL2_ENABLE_C3[1]	PLL2_ENABLE_C3[0]
88, 139, 190, 241, 292, 343	PLL2_CLSDWAIT[1]	PLL2_CLSDWAIT[0]	PLL2_VCOWAIT[1]	PLL2_VCOWAIT[0]	PLL2_LOOPBW	XOOFFSET_STEP4[9]	XOOFFSET_STEP4[8]	XOOFFSET_STEP4[7]
89, 140, 191, 242, 293, 344	XOOFFSET_STEP4[6]	XOOFFSET_STEP4[5]	XOOFFSET_STEP4[4]	XOOFFSET_STEP4[3]	XOOFFSET_STEP4[2]	XOOFFSET_STEP4[1]	XOOFFSET_STEP4[0]	SECONSWITCH

## 10 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 10.1 Application Information

The LMK03328 is an ultra-low jitter clock generator that can provide reference clocks for high-speed serial links to help improve system performance. The LMK03328 also supports a variety of features that aids the hardware designer during the system debug and validation phase.

### 10.1.1 Jitter Considerations in SERDES Systems

Jitter-sensitive applications, such as the 10-Gbps or 100-Gbps Ethernet, deploy a serial link using a Serializer in the transmit section (TX) and a Deserializer in the receive section (RX). These SERDES blocks are typically embedded in an ASIC or FPGA. Estimating the clock jitter impact on the link budget requires an understanding of the TX PLL bandwidth and the RX CDR bandwidth.

As shown in [Figure 10-1](#), the pass band region between the TX low-pass cutoff and RX high-pass cutoff frequencies is the range over what the reference clock jitter adds without any attenuation to the jitter budget of the link. Outside of these frequencies, the SERDES link attenuates the reference clock jitter with a 20 dB/dec or more steeper rolloff. Modern ASIC or FPGA designs have some flexibility on deciding the optimal RX CDR bandwidth and TX PLL bandwidth. These bandwidths are typically set based on what is achievable in the ASIC or FPGA process node, without increasing design complexity, and on any jitter tolerance or wander specification that must be met, as related to the RX CDR bandwidth.


The overall allowable jitter in a serial link is dictated by IEEE or other relevant standards. For example, IEEE802.3ba states that the maximum transmit jitter (peak-to-peak) for 10-Gbps Ethernet must be no more than  $0.28 \times UI$ , and this equates to a 27.1516 ps, pk-pk for the overall allowable transmit jitter.

The contributing elements of the jitter are the reference clock that is potentially generated from a device like LMK03328, the transmit medium, the transmit driver, and so forth. Only a portion of the overall allowable transmit jitter is allocated to the reference clock, which is typically 20% or lower. Therefore, the allowable reference clock jitter for a 20% clock jitter budget is 5.43 ps, pk-pk.

Jitter in a reference clock is composed of deterministic jitter that rises from spurious signals due to supply noise or mixing from other outputs or the reference input, along with random jitter that is typically due to thermal noise and other uncorrelated noise sources. A typical clock tree in a serial link system has clock generators and fan-out buffers. The allowable reference clock jitter of 5.43 ps, pk-pk is required at the output of the fan-out buffer.

Modern fan-out buffers have low additive random jitter (less than 100 fs, rms) with no substantial contribution to the deterministic jitter. Therefore, the clock generator and fan-out buffer contribute to the random jitter while the primary contributor to the deterministic jitter is the clock generator. The typical heuristic for modern clock generators is to allocate 25% of allowable reference clock jitter to the deterministic jitter and 75% to the random jitter. This jitter allocation amounts to an allowable deterministic jitter of 1.36 ps, pk-pk and an allowable random jitter of 4.07 ps, pk-pk. For serial link systems that must to meet a BER of  $10^{-12}$ , the allowable random jitter in root-mean square is 0.29 ps, rms. These values are calculated by dividing the pk-pk jitter by 14 for a BER of  $10^{-12}$ . Accounting for random jitter from the fan-out buffer, the random jitter required from the clock generator is 0.27 ps, rms. This random jitter value is calculated by the root-mean square subtraction from the desired jitter at the output of the fan-out buffer, assuming there is 100 fs, rms of additive jitter from the fan-out buffer.

With careful frequency planning techniques, like spur optimization (covered in the [Spur Mitigation Techniques](#) section) and on-chip LDOs to suppress supply noise, the LMK03328 is able to generate clock outputs with deterministic jitter that is below 1 ps, pk-pk, and random jitter that is below 0.2 ps, rms. This jitter performance gives the serial link system an additional margin on the allowable transmit jitter, which results in a BER better than  $10^{-12}$ .




**Figure 10-1. Dependence of Clock Jitter in Serial Links**

## 10.1.2 Frequency Margining

### 10.1.2.1 Fine Frequency Margining

IEEE802.3 dictates that Ethernet frames stay compliant to the standard specifications when clocked with a reference clock that is within  $\pm 100$  ppm of the nominal frequency. In the worst case, an RX node with the local reference clock at  $-100$  ppm from the nominal frequency must be able to work seamlessly with a TX node that has a dedicated local reference clock at  $+100$  ppm from the nominal frequency. Without any clock compensation on the RX node, the read pointer severely lags behind the write pointer and causes FIFO overflow errors. On the contrary, when the local clock of the RX node operates at  $+100$  ppm from the nominal frequency and the local clock of the TX node operates at  $-100$  ppm from the nominal frequency, FIFO underflow errors occur without any clock compensation.

To prevent such overflow and underflow errors from occurring, modern ASICs and FPGAs include a clock compensation scheme that introduces elastic buffers. Such a system, shown in Figure 10-1, is validated thoroughly during the validation phase by interfacing slower nodes with faster ones and reinforce compliance to IEEE802.3. The LMK03328 provides the ability to fine tune the frequency of the outputs based on changing the on-chip load capacitance when operated with a crystal input. This fine tuning can be performed through I2C or through the GPIO5 pin as described in *Crystal Input Interface (SEC\_REF)*. A total of  $\pm 50$ -ppm frequency tuning is achievable when using pullable crystals whose  $C_0/C_1$  ratio is less than 250. The change in load capacitance is implemented in a manner such that the outputs of the LMK03328 undergo a smooth monotonic change in frequency.




**Figure 10-2. System Implementation With Clock Compensation for Standards Compliance**

### 10.1.2.2 Coarse Frequency Margining


Certain systems require the processors to be tested at clock frequencies that are slower or faster by 5% or 10%. The LMK03328 offers the ability to change the output dividers for the desired change from the nominal output frequency without resulting in any glitches (as explained in *High-Speed Output Divider*).

## 10.2 Typical Applications


### 10.2.1 Application Block Diagram Examples




**Figure 10-3. 10-Gb Ethernet Switch/Router Line Card**



**Figure 10-4. Ethernet Switch With Frac-N PLL for 10GBASE-R (LAN)**




**Figure 10-5. Optical Transport Network Line Card With FEC (255/237)**




**Figure 10-6. Wireless Baseband Processing Unit**





**Figure 10-7. Storage Area Network With Fibre Channel Over Ethernet (FCoE)**



**Figure 10-8. Carrier Ethernet Line Card**

### 10.2.1.1 Design Requirements

Consider a typical wired communications application, like a top-of-rack switch, which must clock a high data rate for 10-Gbps or 100-Gbps Ethernet PHYs and other macros like PCI Express, DDR, and CPLD. For such asynchronous systems, the reference input can be a crystal. In such systems, the clocks are expected to be available upon power up without the need for any device-level programming. An example of clock input and output requirements is:

- Clock Input:
  - 25-MHz crystal
- Clock Outputs:
  - 2x 156.25-MHz clock for uplink 10.3125 Gbps, LVPECL
  - 2x 125-MHz clock for downlink 3.125 Gbps, LVPECL
  - 2x 100-MHz clock for PCI Express, HCSL
  - 1x 133.3333-MHz clock for DDR, LVDS
  - 2x 66.6667-MHz clock for CPLD, 1.8-V LVCMOS

Refer to the [Detailed Design Procedure](#) section on how to generate the required output frequencies for the above scenario using LMK03328.

### 10.2.1.2 Detailed Design Procedure

All design aspects of the LMK03328 are quite involved, and software support is available to assist in part selection, part programming, loop filter design, and phase noise simulation. This design procedure provides a quick outline of the process.

## 1. Device Selection

- Device Selection is the first step to calculate the specified VCO frequency given required output frequencies. The device must be able to produce the VCO frequency that can be divided down to the required output frequencies.
- The Clock Tree Architect from TI aids in the selection of the right device that meets the designer output frequencies and format requirements.

## 2. Device Configuration

- There are many device configurations to achieve the desired output frequencies from a device. However there are some optimizations and trade-offs to be considered.
- The TI PLLatinum Sim attempts to maximize the phase detector frequency, use smallest dividers, and maximizes PLL charge pump current.
- The software attempts to use fewer frequency domains where each domain corresponds to an individual PLL.

---

### Note

The LMK03328 incorporates two PLLs and can support two frequency domains.

- These guidelines below can be followed when configuring PLL related dividers or other related registers:
  - For the lowest possible in-band PLL flat noise, maximize phase detector frequency to minimize N divide value.
  - For the lowest possible in-band PLL flat noise, maximize charge pump current. The highest value charge pump currents often have similar performance due to diminishing returns.
  - To reduce loop filter component sizes, increase the N value and/or reduce the charge pump current.
  - To minimize cross coupling between the VCOs of each PLL, keeping a large enough frequency separation between the VCOs is best. For most application use cases, there are two or more VCO frequencies that can result in the same output frequencies by changing the output divider, PLL post divider, and PLL N divider.
  - For fractional divider values, keep the denominator at highest value possible to minimize spurs. Using higher order modulators is also best wherever possible for the same reason.
  - As a typical heuristic, keep the phase detector frequency approximately between  $10 \times$  PLL loop bandwidth and  $100 \times$  PLL loop bandwidth. A phase detector frequency less than  $5 \times$  PLL bandwidth can be unstable and a phase detector frequency  $> 100 \times$  loop bandwidth can experience increased lock time due to cycle slipping.

## 3. PLL Loop Filter Design

- TI recommends using PLLatinum Sim to design the loop filter.
- Optimal loop filter design and simulation can be achieved when custom reference phase noise profiles are loaded into the software tool.
- While designing the loop filter, adjusting the charge pump current or N value can help the loop filter component selection. Lower charge pump currents and larger N values result in smaller component values, but can increase impacts of leakage and reduce PLL phase noise performance.
- A more detailed understanding of loop filter design can be found in *PLL Performance, Simulation, and Design* ([www.ti.com/tool/pll\\_book](http://www.ti.com/tool/pll_book)) by Dean Banerjee.

## 4. Clock Output Assignment

- The design software does not take into account frequency assignment to specific outputs except to verify that the output frequencies can be achieved. Consider the proximity of the clock outputs to each other and other PLL circuitry when choosing the final clock output locations. The following are some guidelines to help achieve optimal performance when assigning outputs to specific clock output pins.
  - Group common frequencies together.
  - PLL charge pump circuitry can cause crosstalk at the charge pump frequency. Place outputs sharing charge pump frequency or lower priority outputs not sensitive to charge pump frequency spurs together.
  - Keep frequency separation between VCOs as high as possible for minimum cross coupling.
  - For minimizing cross coupling between the PLLs, consider routing PLL2 to any of outputs 0, 1, 2, or 3 and routing PLL1 to any of outputs 4, 5, 6, or 7.

- Clock output MUXes can create a path for noise coupling. Factor in frequencies which can have some bleedthrough from non-selected mux inputs.
- If possible, use outputs 0, 1, 2, or 3. These outputs do not have MUX in the clock path and have limited opportunity for cross coupled noise.

#### 5. Device Programming

- The EVM programming software tool CodeLoader can be used to program the device with the desired configuration.

##### 10.2.1.2.1 Device Selection

Use Clock Tree Architect. Enter the required frequencies and formats into the tool. To use this device, find a solution using the LMK03328.

###### 10.2.1.2.1.1 Calculation Using LCM

In this example, the LCM (156.25 MHz, 125 MHz) = 625 MHz and the LCM (100 MHz, 133.33 MHz, 66.66 MHz) = 400 MHz. Both PLLs must be used to generate the required output frequencies. Valid VCO frequencies for LMK03328 are 5 GHz (625 × 8) and 4.8 GHz (400 × 12).

###### 10.2.1.2.2 Device Configuration

For this example, select LMK03328 from the device list when using PLLatinum Sim. The reference must be manually entered as 25 MHz according to input frequency requirements. Enter the desired output frequency and click *Calculate Loop Filter*.

From the simulation page of the PLLatinum Sim, PLL R and M dividers are set to 1, doublers are disabled, and the N divider is set to 200 to maximize the phase detector frequencies. This results in a VCO frequency of 5 GHz. The tool also tries to select maximum possible value for the PLL post dividers and for this example, the post divider is set to 8. At this point the design meets all input and output frequency requirements and designing a loop for the system and simulating performance on the clock outputs is possible.

---

#### Note

The PLLatinum Sim does not currently assign outputs strategically for minimizing cross-coupled spurs and jitter.

---

##### 10.2.1.2.3 PLL Loop Filter Design

PLLatinum Sim allows loading a custom phase noise plot for reference inputs. For improved accuracy in simulation and optimum loop filter design, load these custom noise profiles. After loading a phase noise plot, user must recalculate the recommended loop filter design. PLLatinum Sim returns solutions with high reference or phase detector frequencies by default. In PLLatinum Sim the user can increase the reference divider to reduce the frequency if desired.

The next section discusses PLL loop filter design specific to this example using default phase noise profiles.

---

#### Note

PLLatinum Sim provides optimal loop filters upon selecting a solution from the solution list to simulate for the first time. Anytime PLL related inputs change, like input phase noise, charge pump current, divider values, and so forth, using the tool to recalculate the optimal loop filter component values is best.

---

###### 10.2.1.2.3.1 PLL Loop Filter Design

In PLLatinum Sim, click the *Filter Designer* button. For each PLL loop filter, maximum phase detector frequency and maximum charge pump current are typically used. The tool recommends a loop filter that is designed to minimize jitter. The integrated loop filters' components are minimized with this recommendation as to allow maximum flexibility in achieving wide loop bandwidths for low PLL noise. With the recommended loop filter calculated, this loop filter is ready to be simulated.

Each PLL loop filter bode plot can additionally be viewed and adjustments can be made to the integrated components. The effective loop bandwidth and phase margin with the updated values is then calculated. The integrated loop filter components are good to use when attempting to eliminate certain spurs. The recommended procedure is to increase C3 capacitance, then R3 resistance. Large R3 resistance can result in degraded VCO phase noise performance.

#### 10.2.1.2.4 PLL and Clock Output Assignment

At this time PLLatinum Sim does not assign output frequencies to specific output ports on the device with the intention to minimize cross-coupled spurs and jitter. The user can make some educated re-assignment of outputs when using the EVM programming tool to configure the device registers appropriately.

In an effort to optimize device configuration for best jitter performance, consider the following guidelines:

- The clock outputs intended to clock high-data rates require the lowest possible jitter, therefore assigning 156.25 MHz to outputs 0 and 1 and assign 125 MHz to outputs 2 and 3 is best.
- To minimize cross coupling between PLLs, select PLL2 VCO to operate at 5 GHz and PLL1 VCO to operate 4.8 GHz.
- Coupling between outputs at different frequencies appear as spurs at offsets that are at the frequency difference between the outputs and the harmonics. Typical SERDES reference clocks must have low integrated jitter up to an offset of 20 MHz. Therefore, to minimize cross coupling between output 3 and output 4, assigning 100 MHz to outputs 4 and 5 is best.
- The 133.3333 MHz can then be assigned to output 6.
- The 1.8-V LVCMOS clock at 66.6667 MHz is assigned to output 7 and selecting complementary LVCMOS operation is best. This helps to minimize coupling from this output channel to other outputs.

#### 10.2.1.2.5 Spur Mitigation Techniques

The LMK03328 offers several programmable features for optimizing fractional spurs. This section describes the different kinds of spurs as well as behaviors, causes, and remedies to help the user better use these programmable features. Although optimizing spurs can involve some trial and error, there are methods to make optimizing spurs more systematic.

##### 10.2.1.2.5.1 Phase Detector Spurs

The phase detector spur occurs at an offset from the carrier equal to the phase detector frequency,  $f_{PD}$ . To minimize this spur, a lower phase detector frequency must be considered. In some cases where the loop bandwidth is very wide relative to the phase detector frequency, some benefit is gained from using a narrower loop bandwidth or adding poles to the loop filter by using R3 and C3 if previously unused, but otherwise the loop filter has minimal impact. Bypassing at the supply pins and board layout can also have an impact on this spur, especially at higher phase detector frequencies.

##### 10.2.1.2.5.2 Integer Boundary Fractional Spurs

The Integer Boundary Fractional Spurs occur at an offset equal to the difference between the VCO frequency and the closest integer channel for the VCO. For instance, if the phase detector frequency is 100 MHz and the VCO frequency is 5003 MHz, then the integer boundary spur is at 3-MHz offset. This spur can be either PLL or VCO dominated. If the spur is PLL dominated, decreasing the loop bandwidth and some of the programmable fractional words can impact this spur. If the spur is VCO dominated, then reducing the loop filter does not help, but rather reducing the phase detector and having good slew rate and signal integrity at the selected reference input helps.

##### 10.2.1.2.5.3 Primary Fractional Spurs

Primary fractional spurs occur at multiples of  $f_{PD}/DEN$  and are not integer boundary spurs. For instance, if the phase detector frequency is 100 MHz and the fraction is 3/100, the primary fractional spurs are at 1 MHz, 2 MHz, 4 MHz, 5 MHz, 6 MHz, and so forth. These are impacted by the loop filter bandwidth and modulator order. If a small frequency error is acceptable, then a larger equivalent fraction can improve these spurs. This larger nonequivalent fraction pushes the fractional spur energy to much lower frequencies where the energy does not significantly impact the system performance.

#### 10.2.1.2.5.4 Sub-Fractional Spurs

Sub-fractional spurs appear at a fraction of  $f_{PD}/DEN$  and depend on modulator order. With the first order modulator, there are no sub-fractional spurs. The second order modulator can produce 1/2 sub-fractional spurs if the denominator is even. A third order modulator can produce sub-fractional spurs at 1/2, 1/3, or 1/6 of the offset, depending if the spur is divisible by 2 or 3. For instance, if the phase detector frequency is 100 MHz and the fraction is 3/100, no sub-fractional spurs for a first order modulator or sub-fractional spurs at multiples of 1.5 MHz for a second or third order modulator are expected. Aside from strategically choosing the fractional denominator and using a lower order modulator, another tactic to eliminate these spurs is to use dithering and express the fraction in larger equivalent terms. Since dithering also adds phase noise, the level needs to be managed to achieve acceptable phase noise and spurious performance.

Table 10-1 gives a summary of the spurs discussed so far and techniques to mitigate them.

**Table 10-1. Spurs and Mitigation Techniques**

SPUR TYPE	OFFSET	REDUCTION METHODS	TRADE-OFFS
Phase Detector	$f_{PD}$	Reduce Phase Detector Frequency.	Although reducing the phase detector frequency does improve this spur, the reduction also degrades phase noise.
Integer Boundary	$f_{VCO} \text{ mod } f_{PD}$	<b>Methods for PLL Dominated Spurs</b> - Avoid the worst case VCO frequencies if possible. - Provide good slew rate and signal integrity at reference input. - Reduce loop bandwidth or add more filter poles to suppress out of band spurs.	Reducing the loop bandwidth can degrade the total integrated noise if the bandwidth is too narrow.
		<b>Methods for VCO Dominated Spurs</b> - Avoid the worst case VCO frequencies if possible. - Reduce Phase Detector Frequency. - Provide good slew rate and signal integrity at reference input.	Reducing the phase detector can degrade the phase noise.
Primary Fractional	$f_{PD}/DEN$	- Decrease Loop Bandwidth. - Change Modulator Order. - Use Larger Unequivalent Fractions.	Decreasing the loop bandwidth can degrade in-band phase noise. Also, larger unequivalent fractions does not always reduce spurs.
Sub-Fractional	$f_{PD}/DEN/k$ k=2,3, or 6	- Use dithering. - Use Larger Equivalent Fractions. - Use Larger Unequivalent Fractions. - Reduce Modulator Order. - Eliminate factors of 2 or 3 in denominator.	Dithering and larger fractions can increase phase noise.

## 10.3 Power Supply Recommendations

### 10.3.1 Device Power-Up Sequence

Figure 10-9 shows the power-up sequence of the LMK03328 in both the hard pin mode and soft pin mode. In the event of device power up from the ROM or EEPROM, TI recommends locking one of the PLLs before the other (for cases where both PLLs are used to generate the required output frequencies) to avoid any injection locking issues in case both VCOs operate in close vicinity.




Figure 10-9. Flow Chart for Device Power Up and Configuration

### 10.3.2 Device Power-Up Timing

Before the outputs are enabled after power up, the LMK03328 goes through the initialization routine given in [Table 10-2](#).

**Table 10-2. LMK03328 Power-Up Initialization Routine**

PARAMETER	DEFINITION	DURATION	COMMENTS
$T_{PWR}$	Step 1: Power up ramp	Depends on customer supply ramp time	The POR monitor holds the device in power-down/reset until the VDD supply voltage reaches 2.72 V (min) to 2.95 V (max) and VDDO_01 reaches 1.7 V (min).
$T_{XO}$	Step 2: XO startup (if crystal is used)	Depends on XTAL. Can be several ms; For TXC 25-MHz typical XTAL start-up time measures 100 $\mu$ s.	This step assumes PDN=1. The XTAL start-up time is the time XTAL takes to oscillate with sufficient amplitude. The LMK03328 has a built-in amplitude detection circuit, and halts the PLL lock sequence until the XTAL stage has sufficient swing.
$T_{CAL-PLL1}$	Step 3: Closed loop calibration period for PLL1	Programmable cycles of internal 10-MHz oscillator.	This counter is needed for the PLL1 loop to stabilize. The duration can range from 30 $\mu$ s to 300 ms. Recommended duration for PLL1 as clock generator (loop bandwidth > 10 kHz) is 300 $\mu$ s and for PLL1 as jitter cleaner (loop bandwidth < 1 kHz) is 300 ms.
$T_{VCO1}$	Step 4: VCO1 wait period	Programmable cycles of internal 10-MHz oscillator.	This counter is needed for the VCO1 to stabilize. The duration can range from 20 $\mu$ s to 200 ms. Recommended duration for VCO1 is 400 $\mu$ s.
$T_{LOCK-PLL1}$	Step 5: PLL1 lock time	Approximately 4/LBW of PLL1	The Outputs turn on immediately after calibration. A small frequency error remains for the duration of approximately 4/LBW (so in clock generator mode typically 10 $\mu$ s for a PLL bandwidth of 400 kHz). The initial output frequency is lower than the target output frequency, as the loop filter starts out initially discharged.
$T_{LOL-PLL1}$	Step 6: PLL1 LOL indicator low	Approximately 1 PFD clock cycle	The PLL1 loss of lock indicator if selected on STATUS0 or STATUS1 goes low after 1 PFD clock cycle to indicate PLL1 is now locked.
$T_{CAL-PLL2}$	Step 7: Closed loop calibration period for PLL2	Programmable cycles of internal 10-MHz oscillator.	This counter is needed for the PLL2 loop to stabilize. The duration can range from 30 $\mu$ s to 300 ms. Recommended duration for PLL2 as clock generator (loop bandwidth > 10 kHz) is 300 $\mu$ s and for PLL2 as jitter cleaner (loop bandwidth < 1 kHz) is 300 ms.
$T_{VCO2}$	Step 8: VCO2 wait period	Programmable cycles of internal 10-MHz oscillator.	This counter is needed for the VCO2 to stabilize. The duration can range from 20 $\mu$ s to 200 ms. Recommended duration for VCO2 is 400 $\mu$ s.
$T_{LOCK-PLL2}$	Step 9: PLL2 lock time	Approximately 4/LBW of PLL2	The Outputs turn on immediately after calibration. A small frequency error remains for the duration of approximately 4/LBW (so in clock generator mode typically 10 $\mu$ s for a PLL bandwidth of 400 kHz). The initial output frequency is lower than the target output frequency, as the loop filter starts out initially discharged.
$T_{LOL-PLL2}$	Step 10: PLL2 LOL indicator low	Approximately 1 PFD clock cycle	The PLL2 loss of lock indicator if selected on STATUS0 or STATUS1 goes low after 1 PFD clock cycle to indicate PLL2 is now locked.



The LMK03328 start-up time for PLL1 or PLL2 is defined as the time taken, from the moment the core supplies reach 2.72 V and the VDDO\_01 reaches 1.7 V, for either PLL to be locked and valid outputs are available at the outputs with no more than  $\pm 300$ -ppm error. Start-up time for PLL1 can be calculated as [Equation 5](#).

$$T_{\text{PLL1-SU}} = T_{\text{XO}} + T_{\text{CAL-PLL1}} + T_{\text{VCO1}} + T_{\text{LOCK-PLL1}} \quad (5)$$

When R12.1 = 0, start-up time for PLL2 can be calculated as [Equation 6](#).

$$T_{\text{PLL2-SU}} = T_{\text{PLL1-SU}} + T_{\text{CAL-PLL2}} + T_{\text{VCO2}} + T_{\text{LOCK-PLL2}} \quad (6)$$

When R12.1 = 1, start-up time for PLL2 can be calculated as [Equation 7](#).

$$T_{\text{PLL2-SU}} = T_{\text{XO}} + T_{\text{CAL-PLL2}} + T_{\text{VCO2}} + T_{\text{LOCK-PLL2}} \quad (7)$$

### 10.3.3 Power Down

The PDN pin (active low) can be used as a device power-down pin and can be used to initialize the device. When this pin is pulled low, the entire device is powered down. When the pin is pulled high, the power-on reset (POR) sequence is triggered and causes all registers to be set to an initial state. The initial state is determined by the device control pins as described in the [Device Configuration Control](#) section. When PDN is pulled low, I<sup>2</sup>C is disabled. When PDN is pulled high, the device power-up sequence is initiated as described in [Device Power-Up Sequence](#) and [Device Power-Up Timing](#).

**Table 10-3. PDN Control**

PDN	DEVICE OPERATION
0	Device is disabled
1	Normal operation

### 10.3.4 Power Rail Sequencing, Power Supply Ramp Rate, and Mixing Supply Domains

#### 10.3.4.1 Mixing Supplies

The LMK03328 incorporates flexible power supply architecture. TI recommends that the VDD\_IN, VDD\_PLL1, VDD\_PLL2, and VDD\_DIG supplies are driven by the same low-noise 3.3V supply rail, but the individual VDDO\_x supplies can be driven from separate 1.8V, 2.5V, or 3.3V supply rails. Noise on the 3.3V supply rail can mix into the VCO through the VDD\_PLLx pins. Take adequate layout precautions to reduce high frequency noise on the power pins. Lowest power consumption can be realized by operating the VDD\_IN, VDD\_PLL1, VDD\_PLL2, and VDD\_DIG supplies from a 3.3V rail and the VDDO\_x supplies from a 1.8V rail. When using separate supplies, TI recommends using dedicated low-noise power supplies for the VDD and VDDO pins to mitigate issues stemming from leakage through the supply pins.

#### 10.3.4.2 Power-On Reset

The LMK03328 integrates a built-in power-on reset (POR) circuit, that holds the device in reset until all of the following conditions have been met:

- the VDD\_IN, VDD\_PLL1, VDD\_PLL2, or VDD\_DIG supplies have reached at least 2.72 V
- the VDDO\_01 supply has reached at least 1.7 V
- the PDN pin has reached at least 1.2 V

After this POR release, device internal counters start (see [Device Power-Up Timing](#)) followed by device calibration.

#### 10.3.4.3 Powering Up From Single-Supply Rail

If the VDD\_IN, VDD\_PLL1, VDD\_PLL2, VDD\_DIG, and VDDO supplies are driven by the same 3.3-V supply rail that ramp in a monotonic manner from 0 V to 3.135 V, irrespective of the ramp time, then there is no requirement to add a capacitor on the PDN pin to externally delay the device power-up sequence. As shown in [Figure 10-10](#), the PDN pin can be left floating, pulled up externally to VDD, or otherwise driven by a host controller for meeting the clock sequencing requirements in the system.






Figure 10-10. Recommendations for Power Up From Single-Supply Rail

#### 10.3.4.4 Powering Up From Split-Supply Rails

If the VDD\_IN, VDD\_PLL1, VDD\_PLL2, VDD\_DIG, and VDDO supplies are driven from different supply rails, TI recommends starting the device POR sequence after all core and output supplies have reached the minimum voltage tolerances ( $VDD \geq 3.135\text{ V}$  and  $VDDO \geq 1.71\text{ V}$ ). This can be realized by delaying the PDN low-to-high transition. The PDN input incorporates a 200-k $\Omega$  resistor to VDDO\_01 and, as shown in Figure 10-11, a 0.22  $\mu\text{F}$  capacitor from the PDN pin to GND can be used to form a R-C time constant with the internal pullup resistor or an external pullup resistor. This R-C time constant can be designed to delay the low-to-high transition of PDN until all core and output supplies have reached the minimum voltage tolerances. Alternatively, the delayed PDN low-to-high transition can be controlled by a logic output of a host controller (CPLD/FPGA/CPU) or power sequencer.




Figure 10-11. Recommendations for Power Up From Split-Supply Rails

#### 10.3.4.5 Slow Power-Up Supply Ramp

In case the VDD\_IN, VDD\_PLL1, VDD\_PLL2, and VDD\_DIG, and VDDO supplies ramp slowly with a ramp time over 100 ms, TI recommends starting the device POR sequence after all core and output supplies have reached the minimum voltage tolerances ( $VDD \geq 3.135\text{ V}$  and  $VDDO \geq 1.71\text{ V}$ ). This can be realized by delaying the PDN low-to-high transition in a manner similar to the condition detailed in [Powering Up From Split-Supply Rails](#) and shown in Figure 10-11.

If a VDD supply can not reach 3.135 V before the PDN low-to-high transition, TI recommends toggling the PDN pin again or chip soft reset bit in R12.7 after all VDD and VDDO supplies reached the minimum tolerances to re-trigger the device POR sequence for normal chip operation.

If only VDDO supplies ramp after the PDN low-to-high transition, issuing a channel reset on any PLL-driven output channel with the PLL SYNC enabled ( $PLL\_SYNC\_EN=1$ ) is recommended to provide normal output divider operation without requiring a full chip reset (through the PDN pin or soft reset). A local channel reset can be issued by toggling the corresponding power-down bit or bits in R30 after the VDDO supply has reached 1.71 V. Alternatively, an output SYNC can be issued to reset any SYNC-enabled channel (see [Output Synchronization](#)).

#### 10.3.4.6 Non-Monotonic Power-Up Supply Ramp


In case the VDD\_IN, VDD\_PLL1, VDD\_PLL2, VDD\_DIG, and VDDO supplies ramp in a non-monotonic manner, TI recommends starting the device POR sequence after all core and output supplies have reached the minimum voltage tolerances ( $VDD \geq 3.135$  V and  $VDDO \geq 1.71$  V). This can be realized by delaying the PDN low-to-high transition in a manner similar to the condition detailed in [Powering Up From Split-Supply Rails](#) and shown in [Figure 10-11](#).

#### 10.3.4.7 Slow Reference Input Clock Start-Up

If the reference input clock is direct coupled to the LMK03328 and has a very slow start-up time of over 10 ms, as defined from the time power supply reaches acceptable operating voltage for the reference input generator, which is typically 2.97 V for a 3.3-V supply, to the time when the reference input has a stable clock output, take additional care to prevent unsuccessful PLL calibration. In the case of the reference input building up the amplitude slowly, TI recommends setting the input buffer to differential irrespective of the input type (LVCMOS or differential). In case of LVCMOS inputs, TI also recommends enabling on-chip termination by setting R29.4 (for primary input) and/or R29.5 (for secondary input) to 1. Take one approach of the two additional steps. The first approach is to add a capacitor to GND on the PDN pin that forms a R-C time constant with the internal 200-k $\Omega$  pullup resistor. This R-C time constant can be designed to delay the low-to-high transition of PDN, until after the reference input clock is stable. The second approach is to program a larger PLL closed-loop delay in R119[3-2] for PLL1 and in R133[3-2] for PLL2 that is longer than the time taken for the reference input clock to be stable.

#### 10.3.5 Power Supply Bypassing

[Figure 10-12](#) shows two conceptual layouts detailing recommended placement of power supply bypass capacitors. If the capacitors are mounted on the back side, 0402 components can be employed, but soldering to the Thermal Dissipation Pad can be difficult. For component side mounting, use 0201 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane.



**Figure 10-12. Conceptual Placement of Power Supply Bypass Capacitors (NOT Representative of LMK03328 Supply Pin Locations)**

## 10.4 Layout

### 10.4.1 Layout Guidelines

The following section provides the layout guidelines to provide good thermal performance and power supply connections for the LMK03328.

#### 10.4.1.1 Assess Thermal Reliability

The LMK03328 is a high-performance device. Therefore, carefully assess device configuration and printed-circuit board (PCB) layout with respect to device power consumption and thermal considerations. Employing a thermally-enhanced PCB layout can provide good thermal dissipation from the device to the PCB layers. Observing good thermal layout practices enables the thermal slug, or die attach pad (DAP), on the bottom of the 48-pin WQFN package to provide a good thermal path between the die contained within the package and the ambient air through the PCB interface. This thermal pad also serves as the singular ground connection the device. Therefore, a low inductance connection to multiple PCB ground layers (both internal and external) is essential.

#### 10.4.1.2 Support for PCB Temperature up to 105°C

The LMK03328 can maintain a safe junction temperature below the recommended maximum value of 125°C, even when operated on a PCB with a maximum board temperature ( $T_b$ ) of 105°C. This is shown in [Equation 8](#), assuming a worst-case device current consumption from [Electrical Characteristics - Power Supply](#) and the thermal data in [Thermal Information](#) using a 4-layer JEDEC test board with no airflow.

$$T_J = T_b + (\psi_{jb} \times P_{d_{max}}) = 117.6^\circ\text{C} \quad (8)$$

where

- $T_b = 105^\circ\text{C}$
- $\psi_{jb} = 4.02^\circ\text{C/W}$
- $P_{d_{max}} = I_{DD} \times V_{DD} = 952 \text{ mA} \times 3.3 \text{ V} = 3.14 \text{ W}$

#### 10.4.2 Layout Example

[Figure 10-13](#) shows a PCB layout example with good thermal design practices and low-inductance ground connection between the device DAP and the PCB. Connecting a  $6 \times 6$  thermal via pattern and using multiple PCB ground layers (for example, 8- or 10-layer PCB) can help to reduce the junction-to-ambient thermal resistance, as indicated in the [Thermal Information](#) table. The  $6 \times 6$  filled via pattern facilitates both considerations.




Figure 10-13. 4-Layer PCB Thermal Layout Example for LMK03328 (8+ Layers Recommended)

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

- Texas Instruments, [LMK03328 User's Guide](#), EVM user's guide
- Texas Instruments, [Clocking for PCIe Applications](#), application note

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Revision History

### Changes from Revision D (April 2018) to Revision E (September 2024)

Page

• Updated the numbering format for tables, figures, and cross-references throughout the document. Updated units to the latest TI standards throughout the document. Updated phrases to latest TI inclusive language standards throughout the document.....	1
• Added links for each application.....	1
• Changed the <i>Device Information</i> table to <i>Package Information</i> , moved detailed description to Overview section.....	1
• Added Gen 5 and Gen 6 to <i>PCIe Clock Output Jitter</i> table.....	16
• Changed the <i>Device Information</i> table to <i>Package Information</i> , moved <i>Detailed Description</i> from <i>Description</i> section to <i>Overview</i> section.....	26
• Changed the <i>Detailed Description</i> by moving the <i>Description</i> section to <i>Overview</i> section.....	26
• Changed PLL loop bandwidth programming in the <i>Loop Filter</i> section to match the <i>PLL1_CALCTRL1 Register; R120</i> table.....	41
• Clarified use case for First Order Modulator.....	43
• Updated the <i>Device Vitals Selection Matrix for STATUS[1:0]</i> table reference in <i>Status Outputs</i> .....	49
• Added information to the soft pin mode description in the <i>I<sup>2</sup>C Serial Interface</i> section.....	52
• Added row for POR_CTRL register, updated register count from 123 to 124. Updated instances of I <sub>tail</sub> to I <sub>TAIL</sub> .....	66
• Changed the <i>PINMODE_SW Register; R8</i> GPIO32_SW_MODE[2:0] GPIO[2] bit fields from: Z to: VIM .....	70
• Added Target Address programming information to the TARGETADR_GPIO1_SW[7:1] bits in <i>TARGETADR Register; R10</i> .....	71
• Changed RESETN_SW bit description in <i>DEV_CTL Register; R12</i> .....	71
• Added the VIH and VIL voltages for the LVL_SEL_PRI[1:0] bits in <i>REFDETCTL Register; R25</i> .....	79
• Updated definition of PLL1_LOOPBW bit.....	107
• Updated definition of PLL2_LOOPBW bit.....	108
• Added <i>NVMSCRC Register; R135</i> table to the <i>Register Maps</i> section.....	108
• Added POR_CTRL register.....	111
• Clarified EEPROM map description, added PLL1_POR_SLOW and PLL2_POR_SLOW to EEPROM map.....	112
• Updated jitter discussion for clarity.....	116
• Replaced mentions of <i>WEBENCH Clock Architect Tool</i> with <i>PLLatinum Sim</i> and <i>Clock Tree Architect</i> in the <i>Detailed Design Procedure</i> sections.....	121
• Changed the <i>Device Configuration</i> section.....	123
• Updated recommendation for separate supply use case, added clarification for noise coupling into device.....	128
• Added the capacitor values in the <i>Powering Up From Split Supply Rails</i> section.....	129
• Changed <i>Ensure Thermal Reliability</i> title to "Assess Thermal Reliability".....	131
• Added the <i>Documentation Support</i> and <i>Related Documentation</i> sections.....	133
• Added links to <a href="#">Related Documentation</a> .....	133

### Changes from Revision C (December 2017) to Revision D (April 2018)

Page

• Clarified note about V <sub>OH</sub> (rail-to-rail swing only with VDDO = 1.8 V +/- 5%).....	10
• Changed Slew Rate minimum and maximum from: 2.25 V/ns and 5 V/ns to: 1 V/ns and 4 V/ns, respectively .....	12
• Updated REVID to be 0x02 (was 0x01) .....	66
• Added the <i>Support for PCB Temperature up to 105°C</i> subsection.....	131

<b>Changes from Revision B (August 2016) to Revision C (December 2017)</b>	<b>Page</b>
• Added bullets to the <i>Applications</i> section .....	1
• Added a table note to <i>Recommended Operating Conditions</i> explaining the NOM values.....	5
• Added <i>PCIe Clock Output Jitter</i> table.....	16
• Changed <a href="#">Figure 8-5</a> text from: Vbb = 1.3 V to: Vbb = 1.8 V.....	35
• Added tablenotes to <a href="#">Table 8-9</a> .....	56
• Updated <a href="#">PLL2_CTRL1 Register; R72</a> 's Icp values to match those found in <a href="#">PLL1_CTRL1 Register; R57</a> .....	99
• Changed the first paragraph of the <i>Powering Up From Single Supply Rail</i> section .....	128
• Changed the first paragraph of the <i>Powering Up From Split Supply Rails</i> section and <a href="#">Figure 10-11</a> .....	129
• Changed the first paragraph and added new content to the <i>Slow Power-Up Supply Ramp</i> section .....	129
• Changed the first paragraph of the <i>Non-Monotonic Power-Up Supply Ramp</i> section .....	130

---

<b>Changes from Revision A (January 2016) to Revision B (August 2016)</b>	<b>Page</b>
• Modified default ROM contents on Input and Status configurations .....	56
• Modified default ROM contents on PLL1 configurations .....	56
• Modified default ROM contents on PLL2 configurations .....	56

---

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK03328RHSR	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K03328A	<a href="#">Samples</a>
LMK03328RHST	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K03328A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK03328RHSR	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK03328RHST	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK03328RHSR	WQFN	RHS	48	2500	356.0	356.0	36.0
LMK03328RHST	WQFN	RHS	48	250	208.0	191.0	35.0


RHS0048B



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4214991/A 08/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RHS0048B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:12X



**SOLDER MASK DETAILS**

4214991/A 08/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHS0048B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49  
 68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:15X

4214991/A 08/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated