











CSD18532NQ5B

SLPS440B - JUNE 2013-REVISED MAY 2017

# CSD18532NQ5B 60 V N-Channel NexFET™ Power MOSFET

### **Features**

- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5 mm x 6 mm Plastic Package


# **Applications**


- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Isolated Converter Primary Side Switch
- Motor Control

## 3 Description

This 60 V, 2.7 m $\Omega$ , 5 × 6 mm SON NexFET<sup>TM</sup> power MOSFET has been designed to minimize losses in power conversion applications.







#### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT				
$V_{DS}$	Drain-to-Source Voltage 60						
$Q_g$	Gate Charge Total (10 V)	49		nC			
$Q_{gd}$	Gate Charge Gate to Drain	7.9	nC				
В	Drain-to-Source On-Resistance	V <sub>GS</sub> = 6 V	3.5	mΩ			
R <sub>DS(on)</sub>	Diam-to-Source On-Resistance	V <sub>GS</sub> = 10 V 2.7		mΩ			
$V_{GS(th)}$	Threshold Voltage	2.8		V			

# **Ordering Information**


DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18532NQ5B	2500	13-Inch Reel	SON 5 mm × 6 mm	Tape and
CSD18532NQ5BT	250	7-Inch Reel	Plastic Package	Reel

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT	
V <sub>DS</sub>	Drain to Source Voltage	60	V	
$V_{GS}$	Gate to Source Voltage	±20	V	
	Continuous Drain Current (Package limited)	100		
I <sub>D</sub>	Continuous Drain Current (Silicon limited), T <sub>C</sub> = 25°C	151	Α	
	Continuous Drain Current <sup>(1)</sup>	21		
$I_{DM}$	Pulsed Drain Current <sup>(2)</sup>	400	Α	
п	Power Dissipation <sup>(1)</sup>	3.1	W	
$P_D$	Power Dissipation, T <sub>C</sub> = 25°C	156	VV	
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction Temperature, Storage Temperature	-55 to 150	°C	
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 85 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	360	mJ	

- (1) Typical  $R_{\theta JA}$  = 40°C/W on a 1 inch², 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max  $R_{\theta,IC} = 0.8$ °C/W, Pulse duration ≤100  $\mu$ s, duty cycle ≤1%.

#### **Gate Charge**





T۶	ah	Ι۵	Ωf	Co	nte	nts
	ı		v.	$\mathbf{v}$	1116	

3	5.1 Electrical Characteristics	7	6.2 Community Resources
	6.1 Receiving Notification of Documentation Updates 7		7.4 Q5B Tape and Reel Information

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision A (December 2015) to Revision B						
•	Added Receiving Notification of Documentation Updates section.	<del>7</del>					
•	Changed the dimension between pads 3 and 4 from 0.028 inches: to 0.050 inches in the Recommended PCB						
	Pattern section diagram.	<u>9</u>					

Cl	nanges from Original (June 2014) to Revision A	age
•	Added part number to title.	1
•	Added 7" reel to Ordering Information.	1
•	Updated pulsed current conditions.	1
•	Added line for Power Dissipation, T <sub>C</sub> = 25°C in <i>Absolute Maximum Ratings</i> table.	1
•	Updated Figure 1 to show R <sub>eJC</sub> curves.	4
•	Updated SOA in Figure 10.	6
•	Added Device and Documentation Support section.	7
•	Updated Mechanical, Packaging, and Orderable Information and mechanical drawings.	8

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



# 5 Specifications

#### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN T	P MAX	UNIT
STATIC	CHARACTERISTICS				
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	60		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 48 V		1	μА
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.4 2	2.8 3.4	V
<u></u>	Dunin to common on uninteres	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 25 A	3	3.5 4.4	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 25 A	2	2.7 3.4	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 25 A	1	40	S
DYNAM	IC CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		41	00 5340	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$	4	95 644	pF
C <sub>rss</sub>	Reverse transfer capacitance		16 21	pF	
$R_G$	Series gate resistance		1	.2 2.4	Ω
Qg	Gate charge total (10 V)	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 25 A		49 64	nC
Q <sub>gd</sub>	Gate charge gate to drain		7	'.9	nC
Q <sub>gs</sub>	Gate charge gate to source			16	nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			11	nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V		69	nC
t <sub>d(on)</sub>	Turn on delay time		8	3.2	ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 10 V,	8	3.7	ns
t <sub>d(off)</sub>	Turn off delay time	$I_{DS} = 25 \text{ A}, R_G = 0 \Omega$		20	ns
t <sub>f</sub>	Fall time		2	2.7	ns
DIODE (	CHARACTERISTICS		<u> </u>		
$V_{SD}$	Diode forward voltage	I <sub>SD</sub> = 25 A, V <sub>GS</sub> = 0 V	(	).8 1	V
Q <sub>rr</sub>	Reverse recovery charge	$V_{DS} = 30 \text{ V}, I_F = 25 \text{ A},$	1	39	nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/μs		64	ns


### 5.2 Thermal Information

(T<sub>A</sub> = 25°C unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(1)</sup>			0.8	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)(2)			50	°C/W

 <sup>(1)</sup> R<sub>θJC</sub> is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch (3.81 cm x 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
 (2) Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max  $R_{\theta JA} = 125^{\circ} C/W$  when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

## 5.3 Typical MOSFET Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)




Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



# **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







Figure 2. Saturation Characteristics









Figure 4. Gate Charge

Figure 5. Capacitance







Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage



## **Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature



## 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q5B Package Dimensions




DIM	MI	ILLIMETERS	
DIM	MIN	NOM	MAX
Α	0.80	1.00	1.05
b	0.36	0.41	0.46
С	0.15	0.20	0.25
c1	0.15	0.20	0.25
c2	0.20	0.25	0.30
D1	4.90	5.00	5.10
D2	4.12	4.22	4.32
d	0.20	0.25	0.30
Е	4.90	5.00	5.10
E1	5.90	6.00	6.10
E2	3.48	3.58	3.68
е		1.27 TYP	
L	0.46	0.56	0.66
θ	0°	_	
K		1.40 TYP	

Submit Documentation Feedback




#### 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

# 7.3 Recommended Stencil Pattern




Copyright © 2013–2017, Texas Instruments Incorporated

Submit Documentation Feedback



### 7.4 Q5B Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

17-May-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD18532NQ5B	ACTIVE	VSON-CLIP	DNK	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	18532N	Samples
CSD18532NQ5BT	ACTIVE	VSON-CLIP	DNK	8	250	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	18532N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-May-2017

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Oct-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18532NQ5B	VSON- CLIP	DNK	8	2500	330.0	12.8	6.5	5.3	1.4	8.0	12.0	Q1
CSD18532NQ5BT	VSON- CLIP	DNK	8	250	330.0	12.8	6.5	5.3	1.4	8.0	12.0	Q1

www.ti.com 29-Oct-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18532NQ5B	VSON-CLIP	DNK	8	2500	335.0	335.0	32.0
CSD18532NQ5BT	VSON-CLIP	DNK	8	250	335.0	335.0	32.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.