



Sample &

Buy





TEXAS INSTRUMENTS

CSD95472Q5MC

SLPS599-FEBRUARY 2016

# CSD95472Q5MC Synchronous Buck NexFET™ Smart Power Stage

### 1 Features

- 60-A Continuous Operating Current Capability
- 94.4% System Efficiency at 1.2 V / 30 A
- Low Power Loss of 2.3 W at 30 A
- High-Frequency Operation (up to 1.25 MHz)
- Diode Emulation Mode With FCCM
- Temperature-Compensated Bidirectional Current
  Sense
- Analog Temperature Output (600 mV at 0°C)
- Fault Monitoring
  - High-Side Short, Overcurrent, and Overtemperature Protection
- 3.3-V and 5-V PWM Signal Compatible
- Tri-State PWM Input
- Integrated Bootstrap Diode
- Optimized Deadtime for Shoot-Through Protection
- High-Density SON 5 × 6 mm Footprint
- Ultralow Inductance Package
- System-Optimized PCB Footprint
- DualCool<sup>™</sup> Packaging
- RoHS Compliant Lead-Free Terminal Plating
- Halogen Free

### 2 Applications

- Multiphase Synchronous Buck Converters
- High-Frequency Applications
- High-Current, Low Duty Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards


## 3 Description


The CSD95472Q5MC NexFET<sup>™</sup> smart power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and Power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5 mm × 6 mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.

#### Device Information<sup>(1)</sup>

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD95472Q5MC	13-Inch Reel	2500	SON 5 × 6 mm	Tape
CSD95472Q5MCT	7-Inch Reel	250	DualCool Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Texas Instruments

www.ti.com

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4


7	Арр	lication Schematic	5
8	Dev	ice and Documentation Support	6
	8.1	Community Resources	6
	8.2	Trademarks	6
	8.3	Electrostatic Discharge Caution	6
	8.4	Glossary	6
9		hanical, Packaging, and Orderable mation	7
	9.1	Mechanical Drawing	7
	9.2	Recommended PCB Land Pattern	8
	9.3	Recommended Stencil Opening	8

# 4 Revision History

DATE	REVISION	NOTES
February 2016	*	Initial release.



## 5 Pin Configuration and Functions



#### **Pin Functions**

PI	N	DESCRIPTION					
NUMBER	NAME	DESCRIPTION					
1	IOUT	Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current.					
2	REFIN	External reference voltage input for current sensing amplifier.					
3	ENABLE	Enables device operation. If ENABLE = logic HIGH, turns on device. If ENABLE = logic LOW, the device is turned off and both MOSFET gates are actively pulled low. An internal 100 k $\Omega$ pulldown resistor will pull the ENABLE pin LOW if left floating.					
4	P <sub>GND</sub>	Power ground, connected directly to pin 13.					
5	V <sub>DD</sub>	Supply voltage to gate driver and internal circuitry.					
6	V <sub>SW</sub>	Phase node connecting the HS MOSFET source and LS MOSFET drain - pin connection to the output inductor.					
7	V <sub>IN</sub>	Input voltage pin. Connect input capacitors close to this pin.					
8	BOOT_R	Return path for HS gate driver, connected to V <sub>SW</sub> internally.					
9	BOOT	Bootstrap capacitor connection. Connect a minimum of 0.1 $\mu$ F 16 V X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.					
10	FCCM	This pin enables the diode emulation function. When this pin is held LOW, diode emulation mode is enabled for sync FET. When FCCM is HIGH, the device is operated in forced continuous conduction mode. An internal 5 $\mu$ A current source will pull the FCCM pin to 3.3 V if left floating.					
11	TAO/ FAULT	Temperature Analog Output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to $P_{GND}$ with a 1 nF 16 V X7R ceramic capacitor.					
12	PWM	Pulse width modulated tri-state input from external controller. Logic LOW sets control FET gate low and sync FET gate high. Logic HIGH sets control FET gate high and sync FET gate low. Open or High Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time ( $t_{3HT}$ ).					
13	P <sub>GND</sub>	Power ground.					

### 6 Specifications

### 6.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>IN</sub> to P <sub>GND</sub>	-0.3	20	V
	$V_{IN}$ to $V_{SW}$	-0.3	20	V
	V <sub>IN</sub> to V <sub>SW</sub> (10 ns)		23	V
	V <sub>SW</sub> to P <sub>GND</sub>	-0.3	20	V
	V <sub>SW</sub> to P <sub>GND</sub> (10 ns)	-7	23	V
	V <sub>DD</sub> to P <sub>GND</sub>	-0.3	7	V
	ENABLE, PWM, FCCM, TAO, IOUT, REFIN to P <sub>GND</sub> <sup>(2)</sup>	-0.3	V <sub>DD</sub> + 0.3 V	V
	BOOT to BOOT_R <sup>(2)</sup>	-0.3	$V_{DD}$ + 0.3 V	V
PD	Power dissipation		12	W
TJ	Operating junction	-55	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Should not exceed 7 V.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM)	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM)	±500	v

### 6.3 Recommended Operating Conditions

 $T_A = 25^\circ$  (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>DD</sub>	Gate drive voltage		4.5	5.5	V
V <sub>IN</sub>	Input supply voltage <sup>(1)</sup>			16	V
V <sub>OUT</sub>	Output voltage			5.5	V
I <sub>OUT</sub>	Continuous output current	$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.2 \text{ V},$ $f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.225 \mu \text{H}^{(2)}$		60	А
I <sub>OUT-PK</sub>	Peak output current <sup>(3)</sup>	$f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.225 \ \mu \text{H}^{(2)}$		90	А
$f_{\rm SW}$	Switching frequency	$C_{BST} = 0.1 \ \mu F \ (min)$		1250	kHz
	On time duty cycle	$f_{SW} = 1 \text{ MHz}$		85%	
	Minimum PWM on time		40		ns
	Operating temperature		-40	125	°C

(1) Operating at high V<sub>IN</sub> can create excessive AC voltage overshoots on the switch node (V<sub>SW</sub>) during MOSFET switching transients. For reliable operation, the switch node (V<sub>SW</sub>) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

(2) Measurement made with six 10 μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins.

(3) System conditions as defined in Note 1. Peak Output Current is applied for  $t_p = 50 \ \mu s$ .

### 6.4 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise noted)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
R <sub>0JC(top)</sub>	Junction-to-case (top of package) thermal resistance (1)			5	°C ///
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(2)</sup>			1.5	°C/W

(1) R<sub>BJC(top)</sub> is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2-oz (0.071 mm thick) Cu pad on a 1.5 inches x 1.5 inches, 0.06-inch (1.52-mm) thick FR4 board.

(2)  $R_{\theta JB}$  value based on hottest board temperature within 1 mm of the package.



### 7 Application Schematic



Copyright © 2016, Texas Instruments Incorporated



#### 8 Device and Documentation Support

#### 8.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 8.2 Trademarks

NexFET, DualCool, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 8.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 8.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.




### 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 9.1 Mechanical Drawing






DIM	N	<b>IILLIMETERS</b>		INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
А	0.950	1.000	1.050	0.037	0.039	0.041		
a1	0.000	0.000	0.050	0.000	0.000	0.002		
b	0.200	0.250	0.320	0.008	0.010	0.013		
b1		2.750 TYP			0.108 TYP			
b2	0.200	0.250	0.320	0.008	0.010	0.013		
b3		0.250 TYP			0.010 TYP			
c1	0.150	0.200	0.250	0.006	0.008	0.010		
c2	0.200	0.250	0.300	0.008	0.010	0.012		
D2	5.300	5.400	5.500	0.209	0.213	0.217		
d	0.200	0.250	0.300	0.008	0.010	0.012		
d1	0.350	0.400	0.450	0.014	0.016	0.018		
d2	1.900	2.000	2.100	0.075	0.079	0.083		
E	5.900	6.000	6.100	0.232	0.236	0.240		
E1	4.900	5.000	5.100	0.193	0.197	0.201		
E2	3.200	3.300	3.400	0.126	0.130	0.134		
е		0.500 TYP			0.020 TYP			
К		0.350 TYP			0.014 TYP			
L	0.400	0.500	0.600	0.016	0.020	0.024		
L1	0.210	0.310	0.410	0.008	0.012	0.016		
θ	0.00		_	0.00	_	_		




#### 9.2 Recommended PCB Land Pattern



1. Dimensions are in mm (inches).

## 9.3 Recommended Stencil Opening



- 1. Dimensions are in mm (inches).
- 2. Stencil thickness is 100  $\mu$ m.



1-Mar-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD95472Q5MC	ACTIVE	VSON-CLIP	DMC	12	2500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 150	95472MC	Samples
CSD95472Q5MCT	ACTIVE	VSON-CLIP	DMC	12	250	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 150	95472MC	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

1-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated