

# **DUAL RS-232 DRIVER/RECEIVER**WITH IEC61000-4-2 PROTECTION

#### **FEATURES**


- Meets or Exceeds TIA/RS-232-F and ITU Recommendation V.28
- Operates From a Single 5-V Power Supply With 1.0-μF Charge-Pump Capacitors
- · Operates up to 120 kbit/s
- Two Drivers and Two Receivers
- ±30-V Input Levels
- Low Supply Current . . . 8 mA Typical
- ESD Protection Exceeds JESD22
  - 2000-V Human-Body Model (HBM) (A114-A)
- Upgrade With Improved ESD (15-kV HBM) and 0.1-μF Charge-Pump Capacitors Is Available With the TRS202

#### **APPLICATIONS**

- TIA/RS-232-F
- Battery-Powered Systems
- Terminals
- Modems
- Computers

#### **DESCRIPTION/ORDERING INFORMATION**

The TRS232 is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/RS-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/RS-232-F inputs to 5-V TTL/CMOS levels. This receiver has a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into TIA/RS-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC™ library.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**

T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	TRS232CN	TRS232CN
	SOIC – D	Tube of 40	TRS232CD	TDC222C
	30IC - D	Reel of 2500	TRS232CDR	TRS232C
000 to 7000	COIC DW	Tube of 40	TRS232CDW	TDC000C
0°C to 70°C	SOIC – DW	Reel of 2000	TRS232CDWR	TRS232C
	SOP - NS	Reel of 2000	TRS232CNSR	TRS232C
	TCCOD DW	Tube of 25	TRS232CPW	TDC222C
	TSSOP – PW	Reel of 2000	TRS232CPWR	TRS232C
	PDIP – N	Tube of 25	TRS232IN	TRS232IN
	0010 D	Tube of 40	TRS232ID	TDC000I
	SOIC – D	Reel of 2500	TRS232IDR	TRS232I
4000 to 0500	COIC DW	Tube of 40	TRS232IDW	TDC000I
–40°C to 85°C	SOIC – DW	Reel of 2000	TRS232IDWR	TRS232I
	SOP - NS	Reel of 2000	TRS232INSR	TRS232I
	TECOD DW	Tube of 25	TRS232IPW	TDC000I
	TSSOP – PW	Reel of 2000	TRS232IPWR	TRS232I

Package drawings, thermal data, and symbolization are available at <a href="https://www.ti.com/packaging">www.ti.com/packaging</a>.
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



#### **FUNCTION TABLES**

#### Each Driver<sup>(1)</sup>

INPUT TnIN	OUTPUT TnOUT
L	Н
Н	L


(1) H = high level, L = low level

#### Each Receiver<sup>(1)</sup>

INPUT RnIN	OUTPUT RnOUT
L	Н
Н	L

(1) H = high level, L = low level

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**





## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Input supply voltage range <sup>(2)</sup>		-0.3	6	V
V <sub>S+</sub>	Positive-output supply voltage range		V <sub>CC</sub> - 0.3	15	V
V <sub>S-</sub>	Negative-output supply voltage range		-0.3	-15	V
	land to the second	Driver	-0.3	V <sub>CC</sub> + 0.3	
VI	Input voltage range	Receiver		±30	V
.,	Outside address and an	T1OUT, T2OUT	V <sub>S-</sub> - 0.3	V <sub>S+</sub> + 0.3	.,
Vo	Output voltage range	R1OUT, R2OUT	-0.3	V <sub>CC</sub> + 0.3	V
	Short-circuit duration	T1OUT, T2OUT		Unlimited	
		D package		73	
		DW package		57	
$\theta_{JA}$	Package thermal impedance (3)(4)	N package		67	°C/W
		NS package		64	
		PW package		108	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	V <sub>CC</sub> Supply voltage					V
V <sub>IH</sub>	High-level input voltage	T1IN, T2IN	2			V
V <sub>IL</sub>	Low-level input voltage	T1IN, T2IN			0.8	V
	Receiver input voltage	R1IN, R2IN			±30	V
_		TRS232C	0		70	°C
1 A	Operating free-air temperature	-40		85		

#### Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
Icc	Supply current	$V_{CC} = 5.5 \text{ V},$	All outputs open, T <sub>A</sub> = 25°C		8	10	mA

Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

Submit Documentation Feedback

All voltages are with respect to network GND.

Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

#### **DRIVER SECTION**

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER		TEST CONI	MIN	TYP <sup>(2)</sup>	MAX	UNIT	
$V_{OH}$	High-level output voltage	T1OUT, T2OUT	$R_L = 3 \text{ k}\Omega \text{ to GND}$		5	7		V
$V_{OL}$	Low-level output voltage (3)	T1OUT, T2OUT	$R_L = 3 \text{ k}\Omega \text{ to GND}$			-7	<b>-</b> 5	V
ro	Output resistance	T1OUT, T2OUT	$V_{S+} = V_{S-} = 0,$	$V_O = \pm 2 V$	300			Ω
I <sub>OS</sub> (4)	Short-circuit output current	T1OUT, T2OUT	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0		±10		mA
I <sub>IS</sub>	Short-circuit input current	T1IN, T2IN	V <sub>I</sub> = 0				200	μΑ

- (1) Test conditions are C1–C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.
   (2) All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
   (3) The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.
- (4) Not more than one output should be shorted at a time.

## Switching Characteristics<sup>(1)</sup>

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Driver slew rate	$R_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega$ , See Figure 2			30	V/μs
SR(t)	Driver transition region slew rate	See Figure 3		3		V/μs
	Data rate	One TnOUT switching		120		kbit/s

(1) Test conditions are C1–C4 = 1  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.



#### **RECEIVER SECTION**

## Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT	
$V_{OH}$	High-level output voltage	R1OUT, R2OUT	$I_{OH} = -1 \text{ mA}$		3.5			V
$V_{OL}$	Low-level output voltage (3)	R1OUT, R2OUT	$I_{OL}$ = 3.2 mA				0.4	V
$V_{IT+}$	Receiver positive-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C		1.7	2.4	V
$V_{IT-}$	Receiver negative-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C	0.8	1.2		V
V <sub>hys</sub>	Input hysteresis voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V		0.2	0.5	1	V
ri	Receiver input resistance	R1IN, R2IN	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C	3	5	7	kΩ

## Switching Characteristics(1)

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (see Figure 1)}$ 


	PARAMETER	TYP	UNIT
t <sub>PLH(R)</sub>	Receiver propagation delay time, low- to high-level output	500	ns
t <sub>PHL(R)</sub>	Receiver propagation delay time, high- to low-level output	500	ns

(1) Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.



#### PARAMETER MEASUREMENT INFORMATION




- A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

Figure 1. Receiver Test Circuit and Waveforms for  $t_{\text{PHL}}$  and  $t_{\text{PLH}}$  Measurements




#### PARAMETER MEASUREMENT INFORMATION (continued)



- A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for t<sub>PHL</sub> and t<sub>PLH</sub> Measurements (5-µs Input)




A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .

Figure 3. Test Circuit and Waveforms for t<sub>THL</sub> and t<sub>TLH</sub> Measurements (20-μs Input)



#### **APPLICATION INFORMATION**



 $<sup>^{\</sup>dagger}$  C3 can be connected to V<sub>CC</sub> or GND.

- A. Resistor values shown are nominal.
- B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown. In addition to the 1- $\mu$ F capacitors shown, the TRS202 can operate with 0.1- $\mu$ F capacitors.

**Figure 4. Typical Operating Circuit** 





24-Sep-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRS232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	Samples
TRS232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	Samples
TRS232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	Samples
TRS232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	Samples
TRS232ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS232I	Samples
TRS232IN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TRS232IN	Samples
TRS232INE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TRS232IN	Samples
TRS232N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TRS232N	Samples
TRS232NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

24-Sep-2015

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2014


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS232DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TRS232NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 18-Aug-2014



\*All dimensions are nominal

7 till difficilities die fromman							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS232DR	SOIC	D	16	2500	333.2	345.9	28.6
TRS232DR	SOIC	D	16	2500	367.0	367.0	38.0
TRS232DWR	SOIC	DW	16	2000	367.0	367.0	38.0
TRS232NSR	SO	NS	16	2000	367.0	367.0	38.0

## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN


#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.