

## AUIRFS4410Z-VB Datasheet N-Channel 100 V (D-S) 175 °C MOSFET


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}$ (Ω) $I_{D}$ (Δ)				
100	0.004 at V <sub>GS</sub> = 10 V	140 <sup>a</sup>			

#### **FEATURES**

- TrenchFET<sup>®</sup> Power MOSFET
- New Package with Low Thermal Resistance
- 100 % R<sub>g</sub> Tested







N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> $T_{C} = 25 \text{ °C}$ , unless otherwise noted							
Parameter	Symbol	Limit	Unit				
Drain-Source Voltage	V <sub>DS</sub>	100	V				
Gate-Source Voltage	V <sub>GS</sub>	± 20	v				
Continuous Drain Current (T <sub>1</sub> = 175 °C)	T <sub>C</sub> = 25 °C		140 <sup>a</sup>				
Continuous Drain Current $(T_j = TTS C)$	T <sub>C</sub> = 125 °C	I <sub>D</sub>	87 <sup>a</sup>				
Pulsed Drain Current	I <sub>DM</sub>	440	— A				
Avalanche Current	I <sub>AR</sub>	I <sub>AR</sub> 75					
Repetitive Avalanche Energy <sup>b</sup>	tive Avalanche Energy <sup>b</sup> L = 0.1 mH		280	mJ			
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 25 °C	Р	375 <sup>c</sup>	W			
	T <sub>A</sub> = 25 °C		3.75	vv			
Operating Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 175	°C				

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Limit	Unit			
Junction-to-Ambient	PCB Mount (TO-263) <sup>d</sup>	R <sub>thJA</sub>	40	°C/W			
Junction-to-Case (Drain)	R <sub>thJC</sub>	0.4	0/10				

Notes:

a. Package limited.

a. Package infined.
b. Duty cycle ≤ 1 %.
c. See SOA curve for voltage derating.
d. When mounted on 1" square PCB (FR-4 material).

<b>SPECIFICATIONS</b> $T_J = 25 \text{ °C}$ , unless otherwise noted									
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit			
Static									
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{DS} = 0 V, I_{D} = 250 \mu A$	100			v			
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2		4	v			
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA			
		$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1				
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = 100 V, $V_{GS}$ = 0 V, $T_{J}$ = 125 °C			50	μA			
		$V_{DS}$ = 100 V, $V_{GS}$ = 0 V, $T_{J}$ = 175 °C			250				
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	120			A			
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A		0.004					
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 125 °C		0.017		Ω			
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 175 °C		0.025					
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A	25			S			
Dynamic <sup>b</sup>									
Input Capacitance	C <sub>iss</sub>			5500					
Output Capacitance	C <sub>oss</sub>	$V_{GS}$ = 0 V, $V_{DS}$ = 25 V, f = 1 MHz		750		pF			
Reverse Transfer Capacitance	C <sub>rss</sub>			280					
Total Gate Charge <sup>c</sup>	Qg			110	160	nC			
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 85 \text{ A}$		24					
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			24					
Gate Resistance	Rg		1.0		6.2	Ω			
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			20	30				
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD} = 50 \text{ V}, \text{ R}_{L} = 0.6 \Omega$		125	200	ns			
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$I_D \cong 85$ Å, $V_{GEN}$ = 10 V, $R_g$ = 2.5 $\Omega$		55	85				
Fall Time <sup>c</sup>	t <sub>f</sub>			130	195				
Source-Drain Diode Ratings and Cha	aracteristics 7	$\Gamma_{\rm C} = 25 \ {}^{\circ}{\rm C}^{\rm b}$							
Continuous Current	۱ <sub>S</sub>				140	^			
Pulsed Current	I <sub>SM</sub>				240	A			
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>F</sub> = 85 A, V <sub>GS</sub> = 0 V		1.0	1.5	V			
Reverse Recovery Time	t <sub>rr</sub>			70	140	ns			
Peak Reverse Recovery Charge	I <sub>RM(REC)</sub>	I <sub>F</sub> = 50 A, dl/dt = 100 A/μs		5.5	10	А			
Reverse Recovery Charge	Q <sub>rr</sub>			0.19	0.35	μC			

Notes:

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.

c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

emi

www.VBsemi.com




- 55 °C

T<sub>C</sub> = 125 °C

25 °C

I<sub>D</sub> - Drain Current (A)


Gate Charge




#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Drain Source Breakdown vs. Junction Temperature

### AUIRFS4410Z-VB




#### THERMAL RATINGS





#### **TO-263AB (HIGH VOLTAGE)**



DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A1	0.00	0.25	0.000	0.010		Е	9.65	10.67	0.380	0.420
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b1	0.51	0.89	0.020	0.035		е	2.54 BSC		0.100 BSC	
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.625
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.110
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.066
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.070
c2	1.14	1.65	0.045	0.065		L3	0.25 BSC		0.010 BSC	
D	8.38	9.65	0.330	0.380		L4	4.78	5.28	0.188	0.208
ECN: S-82110-Rev. A, 15-Sep-08 DWG: 5970										

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-2018.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.


5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



#### **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)



# Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

# **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.