<span id="page-0-0"></span>

# **CT455**

# **XtremeSense™ TMR Coreless Current Sensor with 1 MHz Bandwidth and Programmable Gain**

### **FEATURES AND BENEFITS DESCRIPTION**

- User-programmable field range:  $\Box$  6 to 8 mT  $\Box$  12 to 48 mT
- $\Box \pm 6$  mT  $\Box \pm 48$  mT • Preset magnetic field ranges:
- AEC-Q100 Grade 1<sup>[1]</sup> automotive qualified (A variants only)
- Optimized for high dV/dt applications
- Linear analog output voltage
- 1 MHz bandwidth
- Response time:  $\leq 300$  ns
- Supply voltage: 3.3 or 5 V
- Low-noise performance
- Package options: □ 8-lead SOIC □ 8-lead TSSOP

# **APPLICATIONS**

- Solar/power inverters
- Battery management systems
- Industrial equipment
- Power utility meters
- Power conditioner
- DC-DC converters

The CT455 is a high-bandwidth and low-noise integrated contactless current sensor that uses Allegro patented XtremeSense tunnel magnetoresistance (TMR) technology to enable highaccuracy current measurements for many consumer, enterprise, and industrial applications. The device supports two standard field ranges where the CT455 senses and translates the magnetic field into a linear analog output voltage.

The CT455 is also available in a user-programmable variant, which enables end-of-line calibration of gain and offset. While the sensor is preprogrammed to compensate for gain and offset temperature drift, the ability to adjust offset and gain relaxes mechanical tolerances during sensor mounting.

The device has less than 300 ns output response time while the current consumption is  $~6$  mA.

The CT455 is assembled in two package options—an eight-lead small-outline integrated-circuit (SOIC) package and a lowprofile, industry-standard eight-lead thin-shrink small-outline package (TSSOP). Both are green and RoHS compliant.

### **PACKAGES:**



*Not to scale* 8-lead SOIC 8-lead TSSOP



### **FUNCTIONAL BLOCK DIAGRAMS**





#### **Figure 2: CT455 Functional Block Diagram for SOIC-8**

[1] For more details, see the [Testing and Quality Assurance](#page-15-0) section.



# **Table of Contents**<br>1<br>Electrica





#### **SELECTION GUIDE**





#### <span id="page-2-0"></span>**ABSOLUTE MAXIMUM RATINGS [1]**



[1] Stresses exceeding the absolute maximum ratings may damage the CT455: The CT455 may not function or be operable at levels that exceed the recommended operating conditions, and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses that exceed the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

[2] The lower of  $(V_{CC} + 0.3 V)$  or 6 V.

#### **RECOMMENDED OPERATING CONDITIONS [1]**



[1] The Recommended Operating Conditions table defines the conditions for actual operation of the CT455. Recommended operating conditions are specified to ensure optimal performance to the specifications. Allegro does not recommend exceeding them or designing to absolute maximum ratings.



**APPLICATION DIAGRAMS**

<span id="page-3-0"></span>





**Figure 4: CT455 Application Diagram for SOIC-8**



### <span id="page-4-0"></span>**PINOUT DIAGRAMS AND TERMINAL LISTS**



### **Figure 5: CT455 Pinout Diagram for Eight-Lead TSSOP (Top-Down View)**

#### **Terminal List**







#### **Terminal List**





<span id="page-5-0"></span>**ELECTRICAL CHARACTERISTICS:** V<sub>CC</sub> = 3 to 3.6 V or 4.75 to 5.5 V, T<sub>A</sub> = –40°C to 125°C, C<sub>BYP</sub> = 1 µF, unless otherwise specified; typical values are V $_{\rm CC}$  = 3.3 or 5 V and T<sub>A</sub> = 25°C



[1] Guaranteed by design and characterization; not tested in production.





**ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 3.3 or 5 V, T<sub>A</sub> = 25°C, and C<sub>BYP</sub> = 1 µF (unless otherwise specified)

Figure 7: 5 V<sub>CC</sub> Variant (-x5) **Supply Current vs. Temperature vs. Supply Voltage**

**Figure 8: 3.3 V<sub>CC</sub> Variant (-x3) Supply Current vs. Temperature vs. Supply Voltage**



**Figure 9: Noise Density vs. Frequency**



#### **CT455-x06B5: ±6 mT – ELECTRICAL CHARACTERISTICS:**  $^{[1]}$ **[2] V<sub>CC</sub> = 4.75 to 5.5 V, T<sub>A</sub> = –40°C to 125°C, C<sub>BYP</sub> = 1 µF,** unless otherwise specified; typical values are V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C



[1] Typical (typ) values are the mean ±3 sigma of a test sample population. These are formatted as mean ±3 sigma.

[2] Lifetime drift characteristics are based on a statistical combination of production distributions and the worst-case distribution of parametric drift of individuals observed during AEC-Q100 qualification.

[3] Guaranteed by design and characterization. Not tested in production.



#### **CT455-x48B5: ±48 mT – ELECTRICAL CHARACTERISTICS:**  $[1]I2]V_{\rm CC}$  **= 4.75 to 5.5 V, T<sub>A</sub> = –40°C to 125°C, C<sub>BYP</sub> = 1 µF,** unless otherwise specified; typical values are V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C



[1] Typical (typ) values are the mean ±3 sigma of a test sample population. These are formatted as mean ±3 sigma.

[2] Lifetime drift characteristics are based on a statistical combination of production distributions and the worst-case distribution of parametric drift of individuals observed during AEC-Q100 qualification.

[3] Guaranteed by design and characterization. Not tested in production.



### **CT455-x00B5: Programmable Gain – ELECTRICAL CHARACTERISTICS: [1][2][3]**  $\vee_{\text{CC}}$  **= 4.75 to 5.5 V, T<sub>A</sub> = –40°C to**

125°C, C<sub>BYP</sub> = 1 µF, unless otherwise specified; typical values are V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C



[1] Tested on TSSOP package.

[2] Typical (typ) values are the mean ±3 sigma of a test sample population. These are formatted as mean ±3 sigma.

[3] Lifetime drift characteristics are based on a statistical combination of production distributions and the worst-case distribution of parametric drift of individuals observed during AEC-Q100 qualification.

[4] Guaranteed by design and characterization. Not tested in production.

[5] Linearity and sensitivity temperature drift performance vary as a function of the sensitivity programmed. Errors are smaller when sensitivity is closer to the 6 mT version.



### **CT455-x00B3: Programmable Gain – ELECTRICAL CHARACTERISTICS: [1][2] V<sub>CC</sub> = 3 to 3.6 V, T<sub>A</sub> = –40°C to 125°C,**

 $\rm{C_{BYP}}$  = 1 µF, unless otherwise specified; typical values are V $\rm{_{CC}}$  = 3.3 V and T<sub>A</sub> = 25°C



[1] Typical values are the mean ±3 sigma of a test sample population. These are formatted as mean ±3 sigma.

[2] Lifetime drift characteristics are based on a statistical combination of production distributions and the worst-case distribution of parametric drift of individuals observed during AEC-Q100 qualification.

[3] Guaranteed by design and characterization. Not tested in production.

[4] Linearity and sensitivity temperature drift performance vary as a function of the sensitivity programmed. Errors are smaller when sensitivity is closer to the 6 mT version.



# **CT455-x00U5: Programmable Gain – ELECTRICAL CHARACTERISTICS:**  $[1][2]$  $V_{CC}$  **= 4.75 to 5.5 V, T<sub>A</sub> = -40°C to 125°C,**





[1] Typical (typ) values are the mean ±3 sigma of a test sample population. These are formatted as mean ±3 sigma.

[2] Lifetime drift characteristics are based on a statistical combination of production distributions and the worst-case distribution of parametric drift of individuals observed during AEC-Q100 qualification.

[3] Guaranteed by design and characterization. Not tested in production.

[4] Linearity and sensitivity temperature drift performance vary as a function of the sensitivity programmed. Errors are smaller when sensitivity is closer to the 6 mT version.



### <span id="page-12-0"></span>**Calibration Description**

The CT455-x00 is factory-trimmed for sensitivity and offset temperature drift. The sensor provides the ability to adjust gain to allow for all the mechanical tolerances during manufacturing. Gain calibration is recommended to be performed at room temperature (25°C) using the LabView and NI PXI solution.

# **Device Programming**

### **COMMUNICATION**

The programmable versions of the device allow customization of the sensitivity and offset voltage. These devices use a one-time programming (OTP) method, and parameters can be adjusted through test modes (volatile) before permanent programming.

The test mode allows an external controller to read, write, and program the device. The device enters test mode when the TEST pin is pulled to 1.4 V above the VCC level. VCC must be 3.3 V.



**Figure 10: Programming Connections**

Once the test mode is activated, the device expects 106 clock pulses on the TEST pin at the VCC voltage level or above, along with data on OUT. Those clock pulses should be separated by more than 1 µs and less than 100 µs. Data is read sequentially from the OUT pin upon each rising edge of TEST.

The fields for the data transmitted are:

- Key code (8 bits): should be 0b11110010; this prevents incorrect access
- OP code (2 bits):



- CTRL code (16 bits): controls the connections of multiplexers; leave at 0
- FBIT (80 bits): trimming bits for offset, sensitivity, and temperature compensation





#### **TIMING AND ELECTRICAL CHARACTERISTICS**

[1] During programming, it should be greater than 2500 ns.

#### **READ**

After the device receives the correct KEY code and OP code = 0b11, it starts to output FBIT from the 28th SCLK pulse starting from FBIT[0].



#### **WRITE (VOLATILE)**

After the device receives the correct KEY code and OP code = 0b01, if FBIT[76] is not set, update CTRL and FBIT with the received data.



To update only a part of FBIT, all other bits must be written as well. It might be needed to first read FBIT, then write it back with the relevant bits updated.

#### **WRITE (PERMANENT)**

After the device receives the correct KEY code and OP code = 0b10, if FBIT[76] is not set, update CTRL and permanently fuse FBIT with the previously volatile programmed data. The CTRL and FBIT data sent along with the fuse command are discarded. Cannot be undone.



#### **TIME OUT**

After a high-voltage pulse, the device returns to typical operation (timeout event) if:

- An incorrect KEY code is received
- OP code  $= 0b00$
- Two SCLK rising edges are separated by more than 100 µs.

Additional SCLK pulses after the 106 needed are discarded, but typical operation resumes only after timeout.



### **BITS DESCRIPTION**





### **FUNCTIONAL DESCRIPTION**

### <span id="page-15-1"></span>**Overview**

The CT455 is a very-high-accuracy, coreless, contactless current sensor that can sense magnetic fields from 6 to 48 mT. The device has high sensitivity and a wide dynamic range with excellent accuracy (low total output error) across temperature.

The CT455 is also available in a user-programmable variant that enables end-of-line calibration of gain. While the sensor is preprogrammed to adjust sensitivity and offset temperature drift, the ability to adjust gain relaxes mechanical tolerances during sensor mounting.

When current is flowing through a busbar above or below the CT455, the XtremeSense TMR sensor inside the chip senses the field and generates corresponding differential voltage signals that then pass through the analog front-end (AFE) to output a current measurement.

The chip is designed to enable a fast response time of 300 ns for the current measurement from the OUT pin, as the bandwidth for the CT455 is 1 MHz. Even with a high bandwidth, the chip consumes a minimal amount of power.

### <span id="page-15-0"></span>**Testing and Quality Assurance**

Testing of the CT455 was conducted following AEC-Q100 standards to ensure reliability and performance in automotive conditions. During qualification, only the offset voltage error was tested at –40°C, 25°C, and 125°C. Sensitivity error was not checked directly during qualification but is estimated from qualification of the same ASIC in an SOIC8 package with a different leadframe.

### **Linear Output Current Measurement**

The CT455 provides a continuous linear analog output voltage that represents the magnetic field generated by the current flowing through the busbar.

For the 5 V variant, the output voltage range of OUT is from 0.5 to 4.5 V with a  $V_{OO}$  of 0.5 and 2.5 V for unidirectional and bidirectional fields, respectively. The output voltage range of the OUT pin as a function of the measured field is illustrated in [Figure 11.](#page-15-2)

For the 3.3 V variant, the output voltage range of OUT is from 0.65 to 2.65 V with a  $V_{OO}$  of 0.65 and 1.65 V for unidirectional and bidirectional fields, respectively. The output voltage range of the OUT pin as a function of the measured field is illustrated in [Figure 12](#page-15-3).



<span id="page-15-2"></span>**Figure 11: Linear Output Voltage Range (OUT) vs. Measured Magnetic Field (B<sub>OP</sub>)** 



<span id="page-15-3"></span>**Figure 12: Linear Output Voltage Range (OUT) vs. Measured Magnetic Field (B<sub>OP</sub>)** 

### **Power-On Time (t<sub>ON</sub>)**

Power-on time  $(t_{ON})$  of 100  $\mu$ s is the amount of time required by CT455 to start up, fully power the chip, and become fully operational from the moment the supply voltage is greater than the UVLO voltage. This time includes the ramp-up time and the settling time (within 10% of steady-state voltage under an applied magnetic field) after the power supply has reached the minimum  $V_{CC}$ .



### **Response Time (t<sub>RESPONSE</sub>)**

Response time  $(t_{RESPONSE})$  is the period of time between:

- 1. When the primary current signal reaches 90% of its final value, and
- 2. When the chip reaches 90% of its output corresponding to the applied current.

The CT455 has a response time of 300 ns.



**Figure 13: CT455 Response Time Curve**

# **Rise Time (t<sub>RISE</sub>)**

Rise time ( $t<sub>RISE</sub>$ ) is the period of time between when 10% and 90% of the full-scale output voltage is reached.

The CT455 has a rise time of 200 ns.

# **Propagation Delay (t<sub>DELAY</sub>)**

Propagation delay  $(t_{DELAY})$  is the period of time between:

- 1. When the primary current reaches 20% of its final value, and
- 2. When the chip reaches 20% of its output corresponding to the applied current.

The CT455 has a propagation delay of 250 ns.



**Figure 14: CT455 Propagation Delay and Rise Time Curve**

# **Undervoltage Lockout (UVLO)**

The undervoltage lockout protection circuitry of the CT455 is activated when the supply voltage  $(V_{CC})$  reduces to less than 2.45 V. The CT455 remains in a low quiescent state until  $V_{CC}$ increases to greater than the UVLO threshold (2.5 V). In the condition where  $V_{CC}$  is less than 2.45 V and UVLO is triggered, the output from the CT455 is not valid. Once  $V_{CC}$  increases to greater than 2.5 V, the UVLO is cleared.

### **Current Sensing**

The CT455 can sense and, therefore, measure the current by either placing a current-carrying busbar above or under the device. The chip is also sensitive enough to measure the current from a PCB trace that is routed beneath it.

### **Bypass Capacitor**

A single 1 µF capacitor is needed for the VCC pin to reduce the noise from the power supply and other circuits. This capacitor should be placed as close as practical to the CT455 to minimize inductance and resistance between the two devices.



### <span id="page-17-0"></span>**XtremeSense TMR Current Sensor Location**

The XtremeSense TMR current sensor location of the CT455 is shown in the figures that follow. All dimensions in the figures are nominal.



**Figure 15: XtremeSense TMR Current Sensor Location in x-y Plane for CT455 in SOIC-8 Package**









**Figure 18: XtremeSense TMR Current Sensor Location in z Dimension for CT455 in TSSOP-8 Package**



<span id="page-18-0"></span>



#### **Figure 19: SOIC-8 Package Drawing and Dimensions**

### **Table 1: CT455 SOIC-8 Package Dimensions**







#### **Figure 20: TSSOP-8 Package Drawing and Dimensions**

#### **Table 2: CT455 TSSOP-8 Package Dimensions**





<span id="page-20-0"></span>







<span id="page-21-0"></span>

### **DEVICE MARKINGS**



#### **Table 3: CT455 Device Marking Definition for Eight-Lead TSSOP Package**



**Figure 23: CT455 Device Marking**<br>for Fight-Load TSSOP Rackage **for Eight-Lead TSSOP Package XX** 



**Figure 24: CT455 Device Marking for Eight-Lead SOIC Package**

**Table 4: CT455 Device Marking Definition for Eight-Lead SOIC Package**





<span id="page-22-0"></span>

### **PART ORDERING NUMBER LEGEND**



#### <span id="page-23-0"></span>**Revision History**



Copyright 2024, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

**[www.allegromicro.com](http://www.allegromicro.com)**

