


### PRODUCT SUMMARY

$V_{DS}$ (V)	-30
$R_{DS(on)}$ max. (m $\Omega$ ) at $V_{GS} = 10$ V	5
$R_{DS(on)}$ max. (m $\Omega$ ) at $V_{GS} = 4.5$ V	8
$Q_g$ typ. (nC)	27
$I_D$ (A)	18
Configuration	Single




P-Channel MOSFET

### APPLICATIONS

- Battery management in mobile devices
- Adapter and charger switch
- Battery switch
- Load switch

SOP-8



Top View

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-source voltage	$V_{DS}$	-30	V
Gate-source voltage	$V_{GS}$	$\pm 20$	
Continuous drain current ( $T_J = 150$ °C)	$I_D$	$T_C = 25$ °C	-18
		$T_C = 70$ °C	-13
		$T_A = 25$ °C	-11
		$T_A = 70$ °C	-8
Pulsed drain current ( $t = 100$ $\mu$ s)	$I_{DM}$	-145	A
Continuous source-drain diode current	$I_S$	$T_C = 25$ °C	
		$T_A = 25$ °C	-2.8 <sup>b, c</sup>
Single pulse avalanche current	$I_{AS}$	-25	mJ
Single pulse avalanche energy	$E_{AS}$	31.2	
Maximum power dissipation	$I_P$	$T_C = 25$ °C	5.6
		$T_C = 70$ °C	3.6
		$T_A = 25$ °C	3.1 <sup>b, c</sup>
		$T_A = 70$ °C	2 <sup>b, c</sup>
Operating junction and storage temperature range	$T_J, T_{stg}$	-55 to +150	°C
Soldering recommendations (peak temperature) <sup>c</sup>		260	

### THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient <sup>b</sup>	$R_{thJA}$	34	40	°C/W
Maximum junction-to-case (drain)	$R_{thJF}$	18	22	

#### Notes

- Package limited
- Surface mounted on 1" x 1" FR4 board
- $t = 10$  s
- The SOP-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 85 °C/W
- $T_C = 25$  °C


### SPECIFICATIONS (T<sub>J</sub> = 25 °C, unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Static</b>						
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-30	-	-	V
V <sub>DS</sub> temperature coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = -10 mA	-	-17	-	mV/°C
V <sub>GS(th)</sub> temperature coefficient	ΔV <sub>GS(th)</sub> /T <sub>J</sub>	I <sub>D</sub> = -250 μA	-	5.5	-	
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	-1	-	-2.2	V
Gate-source leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = +16 / -20 V	-	-	100	nA
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = -30 V, V <sub>GS</sub> = 0 V	-	-	-1	μA
		V <sub>DS</sub> = -30 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C	-	-	-15	
On-state drain current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ -10 V, V <sub>GS</sub> = -10 V	-40	-	-	A
Drain-source on-state resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -15 A	-	5	-	mΩ
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -10 A	-	8	-	
Forward transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -15 A	-	81	-	S
<b>Dynamic <sup>b</sup></b>						
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	3490	-	pF
Output capacitance	C <sub>oss</sub>		-	1420	-	
Reverse transfer capacitance	C <sub>rss</sub>		-	70	-	
Total gate charge	Q <sub>g</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = -10 V, I <sub>D</sub> = -10 A	-	56	84	nC
		V <sub>DS</sub> = -15 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -10 A	-	27	41	
Gate-source charge	Q <sub>gs</sub>	f = 1 MHz	-	9.4	-	Ω
Gate-drain charge	Q <sub>gd</sub>		-	8.2	-	
Gate resistance	R <sub>g</sub>		1.5	3.5	6	
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> = -15 V, R <sub>L</sub> = 1.5 Ω, I <sub>D</sub> ≅ -10 A, V <sub>GEN</sub> = -10 V, R <sub>g</sub> = 1 Ω	-	15	30	ns
Rise time	t <sub>r</sub>		-	6	12	
Turn-off delay time	t <sub>d(off)</sub>		-	39	78	
Fall time	t <sub>f</sub>		-	10	20	
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> = -15 V, R <sub>L</sub> = 1.5 Ω, I <sub>D</sub> ≅ -10 A, V <sub>GEN</sub> = -4.5 V, R <sub>g</sub> = 1 Ω	-	34	68	ns
Rise time	t <sub>r</sub>		-	86	172	
Turn-off delay time	t <sub>d(off)</sub>		-	31	62	
Fall time	t <sub>f</sub>		-	22	44	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous source-drain diode current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	-	-	-5	A
Pulse diode forward current	I <sub>SM</sub>		-	-	-150	
Body diode voltage	V <sub>SD</sub>	I <sub>S</sub> = -5 A, V <sub>GS</sub> = 0 V	-	-0.73	-1.1	V
Body diode reverse recovery time	t <sub>rr</sub>	I <sub>F</sub> = -10 A, di/dt = 100 A/μs, T <sub>J</sub> = 25 °C	-	44	88	ns
Body diode reverse recovery charge	Q <sub>rr</sub>		-	41	82	nC
Reverse recovery fall time	t <sub>a</sub>		-	19	-	ns
Reverse recovery rise time	t <sub>b</sub>		-	25	-	


#### Notes

- Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %
- Guaranteed by design, not subject to production testing


**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current and Gate Voltage**



**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




(1)  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Safe Operating Area, Junction-to-Ambient


**TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)



**Current Derating<sup>a</sup>**



**Power, Junction-to-Case**




**Power, Junction-to-Ambient**


**Note**

- a. The power dissipation  $P_D$  is based on  $T_J$  max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

**Marking**



**Ordering information**

Order code	Package	Baseqty	Deliverymode
UMW FDS6681Z	SOP-8	3000	Tape and reel