REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with N.O.R. 5962-R161-92.	92-05-22	M. A. FRYE
B	Make change to the overshoot test as specified in table I. - ro	01-11-01	R. MONNIN
C	Drawing updated to reflect current requirements. - ro	05-12-07	R. MONNIN
D	Update drawing paragraphs to current MIL-PRF-38535 requirements. -rrp	11-04-19	C. SAFFLE

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS				REV			D	D	D	D	D	D	D	D	D	D				
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9	10				

PMIC N/A

PREPARED BY
CHARLES E. BESORE

DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY
D. H. JOHNSON

APPROVED BY
MICHAEL A. FRYE

DRAWING APPROVAL DATE
89-05-12

REVISION LEVEL
D

MICROCIRCUIT, LINEAR, QUAD, LOW NOISE, OPERATIONAL AMPLIFIER, MONOLITHIC SILICON

SIZE	CAGE CODE	
A	**67268**	**5962-88502**

SHEET 1 OF 10

DSCC FORM 2233
APR 97

5962-E314-11

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	HA-5104	Quad, low noise, operational amplifier

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
C	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
2	CQCC1-N20	20	Square leadless chip carrier

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Voltage between $+V_S$ and $-V_S$ terminals	40 V dc
Differential input voltage	7 V dc
Input voltage (V_{IN})	$+V_S$ to $-V_S$ 1/
Output short circuit duration	Indefinite 2/
Power dissipation (P_D):	
Case C	1.29 W 3/
Case 2	1.32 W 3/
Storage temperature range	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	275°C
Junction temperature (T_J)	175°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Thermal resistance, junction-to-ambient (θ_{JA}):	
Case C	78°C/W
Case 2	76°C/W

1/ For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
2/ Any one amplifier may be shorted to ground indefinitely.
3/ Derate 12.9 mW/°C above 75°C for case C and 13.1 mW/°C above 75°C for case 2.

1.4 Recommended operating conditions.

Positive supply voltage range ($+V_S$)	+5.0 V dc to +15 V dc
Negative supply voltage range ($-V_S$)	-5.0 V dc to -15 V dc
Common mode input voltage (V_{CM})	$\leq (+V_S - -V_S) / 2$
Load resistance (R_L)	$\geq 2\ k\Omega$
Ambient operating temperature range (T_A)	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 1/ $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Input offset voltage	V_{IO}	V_{CM} = 0 V	1	01		±2.5	mV
			2,3			±3.0	
Input offset current	I_{IO}	V_{CM} = 0 V, $+R_S$ = 10 kΩ, $-R_S$ = 10 kΩ	1	01		±75	nA
			2,3			±125	
Input bias current	$+I_{IB}$	V_{CM} = 0 V, $+R_S$ = 10 kΩ, $-R_S$ = 100 Ω	1	01		±200	nA
			2,3			±325	
	$-I_{IB}$	V_{CM} = 0 V, $+R_S$ = 100 Ω, $-R_S$ = 10 kΩ	1			±200	
			2,3			±325	
Common mode voltage range	+CMR	$+V_S$ = 3 V, $-V_S$ = -27 V	1,2,3	01	+12		V
	-CMR	$+V_S$ = 27 V, $-V_S$ = -3 V			-12		
Common mode rejection ratio	+CMRR	ΔV_{CM} = +5 V, $+V_S$ = +10 V, $-V_S$ = -20 V, V_{OUT} = -5 V	1,2,3	01	86		dB
	-CMRR	ΔV_{CM} = -5 V, $+V_S$ = +20 V, $-V_S$ = -10 V, V_{OUT} = +5 V			86		
Output current	$+I_{OUT}$	V_{OUT} = -5 V	1,2,3	01	+10		mA
	$-I_{OUT}$	V_{OUT} = +5 V			-10		
Quiescent power supply current	+I	V_{OUT} = 0 V, I_{OUT} = 0 mA	1	01		6.5	mA
			2,3			7.5	
	-I		1			-6.5	
			2,3			-7.5	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions 1/ $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Power supply rejection ratio	+PSRR	$+V_S$ = +10 V and +20 V, $-V_S$ = -15 V	1,2,3	01	86		dB
	-PSRR	$-V_S$ = -10 V and -20 V, $+V_S$ = +15 V			86		
Large signal voltage gain	$+A_{VOL}$	V_{OUT} = 0 V and +10 V, R_L = 2 kΩ	4,5,6	01	100		V/mV
	$-A_{VOL}$	V_{OUT} = 0 V and -10 V, R_L = 2 kΩ			100		
Output voltage swing	$+V_{OS1}$	R_L = 2 kΩ	4,5,6	01	+10		V
	$-V_{OS1}$				-10		
	$+V_{OS2}$	R_L = 10 kΩ			+12		
	$-V_{OS2}$				-12		
Overshoot	+OS	V_{OUT} = 0 V to +200 mV 2/	9	01		35	%
			10,11 3/			35	
	-OS	V_{OUT} = 0 V to -200 mV 2/	9			35	
			10,11 3/			35	
Slew rate	+SR	V_{OUT} = -3 V to +3 V 2/	7	01	1		V/µs
			8 3/		0.7		
	-SR	V_{OUT} = +3 V to -3 V 2/	7		1		
			8 3/		0.7		
Rise time 4/	t_r	V_{OUT} = 0 V to 200 mV 2/	9	01		200	ns
			10,11 3/			250	

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions 1/ $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Fall time 4/	t_f	V_{OUT} = 0 V to -200 mV 2/	9	01		200	ns
			10,11 3/			250	
Differential input resistance 3/	R_{IN}	V_{CM} = 0 V, T_A = +25°C	4	01	250		kΩ
Input noise voltage 3/	E_N	f_O = 1.0 kHz, R_S = 20 Ω, T_A = +25°C	4	01		6.0	nV / $\sqrt{Hz}$
		f_O = 10 Hz, R_S = 20 Ω, T_A = +25°C				25.0	
Input noise current 3/	I_N	f_O = 1.0 kHz, R_S = 2 MΩ, T_A = +25°C	4	01		3.0	pA / $\sqrt{Hz}$
		f_O = 10 Hz, R_S = 2 MΩ, T_A = +25°C				15.0	
Unity gain bandwidth 3/	UGBW	$V_{OUT} \le$ 200 mV, 2/ T_A = +25°C	4	01	4.8		MHz
Full power bandwidth 3/ 5/	FPBW	V_{PEAK} = 10 V 2/	4	01	15.9		kHz
			5,6		11.0		
Closed loop stable gain 3/	CLSG	R_L = 2.0 kΩ, C_L = 50 pF	4,5,6	01	1.0		V/V
Output resistance 3/	R_{OUT}	T_A = +25°C	4	01		150	Ω
Quiescent power consumption 6/	P_C	V_{OUT} = 0 V, I_{OUT} = 0 mA	1,2,3	01		225	mW
Channel separation 3/	CS	R_S = 1 kΩ, A_{VCL} = 100 V/V, V_{IN} = 100 mVp at 10 kHz referred to input, T_A = +25°C	4	01	55		dB

1/ Unless otherwise specified, $+V_S$ = +15 V, $-V_S$ = -15 V, R_S = 100 Ω, R_L = 500 kΩ, and V_{OUT} = 0 V.
2/ A_{VCL} = 1 V/V, R_L = 2 kΩ, C_L = 50 pF, and R_S = 50 Ω.
3/ If not tested, shall be guaranteed to the limits specified in table I herein.
4/ Rise and fall times measured between 10 and 90 percent points.
5/ Full power bandwidth = SR / (2π x V_{PEAK}).
6/ Quiescent power consumption based in quiescent power supply current test maximum (no load on outputs).

Device type	01	
Case outlines	C	2
Terminal number	Terminal symbol	
1	OUTPUT 1	NC
2	-INPUT 1	OUTPUT 1
3	+INPUT 1	-INPUT 1
4	$+V_S$	+INPUT 1
5	+INPUT 2	NC
6	-INPUT 2	$+V_S$
7	OUTPUT 2	NC
8	OUTPUT 3	+INPUT 2
9	-INPUT 3	-INPUT 2
10	+INPUT 3	OUTPUT 2
11	$-V_S$	NC
12	+INPUT 4	OUTPUT 3
13	-INPUT 4	-INPUT 3
14	OUTPUT 4	+INPUT 3
15	---	NC
16	---	$-V_S$
17	---	NC
18	---	+INPUT 4
19	---	-INPUT 4
20	---	OUTPUT 4

NC = No connection

FIGURE 1. Terminal connections.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 Verification and review. DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,4,5,6,7,9
Group A test requirements (method 5005)	1,2,3,4,5,6,7,8**,9,10**,11**
Groups C and D end-point electrical parameters (method 5005)	1

* PDA applies to subgroup 1.
** Subgroups 8, 10, and 11, if not tested, shall be guaranteed to the specified limits of table I.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection. Tests shall be as specified in table II herein.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-04-19

Approved sources of supply for SMD 5962-88502 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-8850201CA	34371	HA1-5104
5962-88502012A	34371	HA4-5104

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
34371	Intersil Corporation 1001 Murphy Ranch Road Milpitas, CA 95035-6803

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.