

PJ71 Series Low Dropout Regulators

Description


The PJ71 series is a set of three-terminal low power high voltage regulators implemented in CMOS technology. They allow input voltages as high as 24V. They are available with several fixed output voltages ranging from 3.0V to 5.0V. Because of the low power dissipation, PJ71 series are widely used in a variety of equipment such as audio device, video device, communication device and so on.

Features

- Low power consumption
- Low voltage drop
- Low temperature coefficient
- High input voltage (up to 24V)
- Quiescent current : 4µA
- Output voltage tolerance: ±5%

Applications

- Battery-Powered Equipment
- Communication equipment
- Audio/Video equipment



1.GND 2.VIN 3.VOUT



Functional Pin Description

Pin Name	Pin Function	
GND	Ground	
VOUT	Output Voltage	
VIN	Power Input Voltage	

Marking Code Note

Output Voltage	Package	Marking Code
3.0V~5.0V	SOT-23	71XX
3.0V~5.0V	SOT-23-3	71XXC
3.0V~5.0V	SOT-89	71XX


Note . XX : Output Voltage

Ordering Information

Ordermy PJ71-DDD Package Type SA : SOT-23 SC : SOT-23-3 CO : SOT-89 Output Voltage 30:3.0V 33:3.3V 36:3.6V 44 : 4.4V 50 : 5.0V Output current tap K: 30mA



Function Block Diagram



Absolute Maximum Ratings

Ratings at 25°C ambient temperature unless otherwise specified.

Parameter		Value	Unit
Supply Voltage		-0.3 ~ +28	V
	SOT-23	200	mW
Power Dissipation	SOT-23-3	400	mW
	SOT-89	600	mW
Thermal Resistance,Junction-to-Ambient	SOT-23	330	°C/W
	SOT-23-3	380	°C/W
	SOT-89	180	°C/W
Operating Ambient Temperature		-40 ~ +85	°C
Storage temperature range		-65 ~ +125	°C




Electrical Characteristics

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Voltage	V _{IN}				24	V
Output Voltage Accuracy	ΔVουτ		-5		+5	%
Output Current	Іоит		20	30		mA
Quiescent Current	ΙQ	I _{OUT} =0mA		5	9	μA
Dropout Voltage Note1	VDROP	3.0V≤V _{OUT} ≤5.0V, I _{OUT} =1mA		100		mV
Line Regulation	ΔV_{LINE}	V _{IN} =V _{OUT} +2 to 24V,I _{OUT} =1mA		0.2		%/V
Load Regulation	ΔV_{LOAD}	V _{IN} =V _{OUT} +2V,1mA <i<sub>OUT<30mA</i<sub>		60	100	mV

(V_IN=V_OUT+2, C_IN=10 $\mu F,$ C_OUT=10 $\mu F,$ T_A=25 $^{\circ}C$, unless otherwise noted.)

Note 1. The dropout voltage is defined as $V_{IN} - V_{OUT}$, when V_{OUT} is 98% of the normal value of V_{OUT} .

Typical Application Circuit





Applications Information

Input Capacitor

A 1µF ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is 1μ F, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to V_{OUT} and GND pins.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125 °C, T_A is the ambient temperature and the $R_{\theta JA}$ is the junction to ambient thermal resistance.

The power dissipation definition in device is:


 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \ge \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \ge \mathsf{I}_\mathsf{Q}$


Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the PJ71 Series ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.



SOT-23 Dimensions in mm





0. 115 ±0.035


VIEW C


► 0.55REF


Device	Package	Shipping
PJ71 Series	SOT-23	3,000PCS/Reel&7inches



SOT-23-3 Dimensions in mm








Device	Package	Shipping
PJ71 Series	SOT-23-3	3,000PCS/Reel&7inches




SOT-89 Dimensions in mm





Device	Package	Shipping
PJ71 Series	SOT-89	3,000PCS/Reel&13inches



SOT-23-5 Dimensions in mm







Device	Package	Shipping
PJ71 Series	SOT-23-5	3,000PCS/Reel&7inches