


# CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

Data sheet acquired from Harris Semiconductor SCHS290



Octal D-Type Flip-Flops, 3-State Positive-Edge Triggered CD54/74AC/ACT374 - Non-Inverting CD54/74AC/ACT534 - Inverting

Type Features:

Buffered inputs
 Typical propagation delay:

5 ns @ Vcc = 5 V, TA = 25°C, CL = 50 pF

FUNCTIONAL DIAGRAM

74AC/ACT574.)

temperature range.

The RCA-CD54/74AC374 and CD54/74AC534 and the

CD54/74ACT374 and CD54/74ACT534 octal D-type, 3-state,

positive-edge triggered flip-flops use the RCA ADVANCED

CMOS technology. The eight flip-flops enter data into their

registers on the LOW-to-HIGH transition of the clock (CP).

The Output Enable (OE) controls the 3-state outputs and is

independent of the register operation. When the Output

Enable (OE) is HIGH, the outputs are in the high-impedance

state. The CD54/74AC/ACT374 and CD54/74AC/ACT534

share the same pin configurations, but the CD54/74AC/

ACT374 outputs are non-inverted while the CD54/74AC/

ACT534 devices have inverted outputs. (For flow-through

pin configurations, see CD54/74AC/ACT564 and CD54/

The CD74AC/ACT374 and CD74AC/ACT534 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix).

Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C). The CD54AC/ACT374 and CD54AC/ACT534, available in chip form (H suffix), are operable over the -55 to +125×C

### Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
  - SCR-Latch-up-resistant CMOS process and circuit design
    Speed of bipolar FAST\*/AS/S with significantly
  - reduced power consumption
  - Balanced propagation delays
  - AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
  - ± 24-mA output drive current
    - Fanout to 15 FAST\* ICs
      - Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

#### TRUTH TABLE

	INPUTS	OUTPUTS			
		374 534 Qn Qn			
ŌE	СР	Dn	Qn	Qn	
L		н	н	L	
L		L	L	н	
L	L	X	QO	QO	
н	X	Х	Z	Z	

H = High level (steady state)


L = Low level (steady state)

X = Don't care

 $-\sqrt{-}$  = Transition from low to high level

QO = The level of Q before the indicated steady-state input conditions were established

Z = High impedance



File Number 1883

### Technical Data \_\_\_\_\_\_ CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534 MAXIMUM BATINGS Absolute Maximum Values

-0.5 to 6 V
±20 mA
±50 mA
(V <sub>cc</sub> + 0.5 V) ±50 mA
±100 mA*
500 144
500 mW
Jerale Linearly at 6 may C to 300 may
Derate Linearly at 6 mW/°C to 70 mW
65 to +150°C
10050.0
lead tips only +300°C


#### **RECOMMENDED OPERATING CONDITIONS:**


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	LIN	LIAUTO		
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range, $V_{cc}^*$ : (For T <sub>A</sub> = Full Package-Temperature Range)				
AC Types ACT Types	1.5 4.5	5.5 5.5	V V	
DC Input or Output Voltage, V <sub>1</sub> , V <sub>0</sub>	0	Vcc	V	
Operating Temperature, T <sub>A</sub>	-55	+125	°C	
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V	

\*Unless otherwise specified, all voltages are referenced to ground.

#### TERMINAL ASSIGNMENT DIAGRAMS





CD54/74AC/ACT534

CD54/74AC/ACT374

STATIC ELECTRICAL CHARACTERISTICS: AC Series

					AMBIENT TEMPERATURE (TA) - °C						]
CHARACTERIST	ICS	TEST CO	NDITIONS	V <sub>cc</sub>	+	25	-40 to +85		-55 to +125		UNITS
		V, (V)	l <sub>o</sub> (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input				1.5	1.2	- 1	1.2	-	1.2	<u> </u>	1
Voltage	ViH			3	2.1	- 1	2.1	- 1	2.1		1 v
				5.5	3.85	-	3.85	_	3.85	1	1
Low-Level Input				1.5		0.3	-	0.3	- 1	0.3	<u> </u>
Voltage	VIL			3		0.9	- 1	0.9		0.9	1 v
				5.5	-	1.65	-	1.65	- 1	1.65	1
High-Level Output	<u></u>		-0.05	1.5	1.4	- 1	1.4	- 1	1.4	- 1	
Voltage	Vон	Viн	-0.05	3	2.9		2.9		2.9	_	1
		or	-0.05	4.5	4.4		4.4	- 1	4.4	-	1
		ViL	-4	3	2.58	- 1	2.48	-	2.4	-	l v
			-24	4.5	3.94		3.8		3.7		
		#, * {	-75	5.5	l _		3.85	_		_	1
		<b>"</b> , {	-50	5.5	—		-		3.85		1
Low-Level Output			0.05	1.5	_	0.1		0.1	_	0.1	
Voltage	Vol	Vін	0.05	3	_	0.1	_	0.1	_	0.1	1
		or	0.05	4.5	_	0.1		0.1	_	0.1	
		Vil	12	3		0.36	_	0.44		0.5	l v
			24	4.5		0.36	—	0.44		0.5	
		#, * {	75	5.5	_			1.65		_	
		"' [	50	5.5	_			_	_	1.65	
Input Leakage Current	łı	V <sub>cc</sub> or GND		5.5		±0.1	_	±1	-	±1	μA
3-State Leakage Current	loz	ViH									
	.02	or									
		VIL									
		V <sub>o</sub> =		5.5	-	±0.5	—	±5	-	±10	μA
		V <sub>cc</sub>									
		or									
Quites and Current		GND									
Quiescent Supply Current, MSI	lα	V <sub>cc</sub> or GND	0	5.5	-	8	-	80	-	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

					AMBIENT TEMPERATURE (TA) - °C						4
CHARACTERISTI	cs	TEST COM	DITIONS	V <sub>cc</sub>	+	25	-40 t	o +85	-55 to +125		UNITS
		V, (V)	l <sub>o</sub> (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	Vін			4.5 to 5.5	2	_	2		2	_	v
Low-Level Input Voltage	ViL			4.5 to 5.5		0.8	_	0.8	_	0.8	v
High-Level Output		ViH	-0.05	4.5	4.4	-	4.4		4.4		1
Voltage	Vон	or V <sub>IL</sub>	-24	4.5	3.94	-	3.8		3.7		v
		#, * {	-75	5.5	_	—	3.85				
		<b>"</b> , " {	-50	5.5		—	-		3.85		ļ
Low-Level Output Voltage		VIH	0.05	4.5	—	0.1		0.1		0.1	
	Vol	or ViL	24	4.5	_	0.36	_	0.44		0.5	v
		#, * {	75	5.5		-		1.65			
		", ^ {	50	5.5	_		-	-		1.65	
Input Leakage Current	► I <sub>1</sub>	V <sub>cc</sub> or GND		5.5	_	±0.1	-	±1		±1	μA
3-State Leakage Current	loz	VIH or VIL Vo = Vcc or GND		5.5		±0.5	_	±5	_	±10	μΑ
Quiescent Supply Current, MSI	Icc	V <sub>cc</sub> or GND	0	5.5		8	_	80		160	μA
Additional Quiescent Current per Input P TTL Inputs High 1 Unit Load		V <sub>cc</sub> -2.1		4.5 to 5.5	_	2.4	_	2.8		3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

#### ACT INPUT LOADING TABLE

INPUT	UNIT LOADS*
D, ÖE	0.7
CP	1.17

\*Unit load is Alcc limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

#### **PREREQUISITE FOR SWITCHING: AC Series**

	· · · ·		AMBI	Γ <sub>A</sub> ) - °C	1		
CHARACTERISTICS	SYMBOL	V <sub>cc</sub> (V)	-40 to +85		-55 to +125		UNITS
		(•)	MIN.	MAX.	MIN.	MAX.	]
Clock Pulse Width	tw	1.5 3.3* 5†	44 4.9 3.5		50 5.6 4	_	ns
Setup Time Data to Clock	tsu	1.5 3.3 5	2 2 2		2 2 2	-	ns
Hold Time Data to Clock	tн	1.5 3.3 5	2 2 2		2 2 2		ns
Maximum Clock Frequency	f <sub>MAX</sub>	1.5 3.3 5	11 101 143		10 89 125		MHz

\*3.3 V: min. is @ 3 V

†5 V: min. is @ 4.5 V

#### SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

			AMBI	ENT TEMPE	RATURE (1	「₄) - °C		
CHARACTERISTICS	SYMBOL	V <sub>cc</sub> (V)	-40 1	o +85	-55 te			
		(•)	MIN.	MAX.	MIN.	MAX.	1	
Propagation Delays: Clock to Q AC374	t <sub>PLH</sub> tphl	1.5 3.3* 5†	3.9 2.8	123 13.7 9.8		135 15.1 10.8	ns	
Clock to Q AC534	tрін tрні	1.5 3.3 5	 4.1 2.9	128 14.4 10.3		141 15.8 11.3	ns	
Output Enable to Q, $\overline{Q}$	tezi tezi	1.5 3.3 5	 5.6 3.7	165 19.8 13.2	 5.5 3.6	181 21.8 14.5	ns	
Output Disable to Q, $\overline{Q}$	tpLz tpнz	1.5 3.3 5	4.7 3.7	165 16.5 13.2	4.5 3.6	181 18.1 14.5	ns	
Power Dissipation Capacitance	CPD§		67	Тур.	67	тур.	pF	
Min. (Valley) V <sub>OH</sub> During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>онv</sub> See Fig. 1	5	4 Typ. @ 25°C				v	
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>OLP</sub> See Fig. 1	5	1 Тур. @ 25°С			v		
Input Capacitance	Ci	-		10		10	рF	
3-State Output Capacitance	Co		_	15		15	pF	

\*3.3 V: min. is @ 3.6 V

max. is @ 3 V

**†5 V**: min. is @ 5.5 V max. is @ 4.5 V

§CPD is used to determine the dynamic power consumption, per flip flop.

 $P_D = C_{PD} V_{CC}^2 f_i + \Sigma V_{CC}^2 f_0 C_L$  where  $f_i = input$  frequency

fo = output frequency

 $C_L =$  output load capacitance  $V_{CC} =$  supply voltage.

9

PREREQUISITE FOR SWITCHING: ACT Series

-			AMBI					
CHARACTERISTICS	SYMBOL	V <sub>cc</sub> (V)	-40 to +85		-55 to			
		(*)	MIN.	MAX.	MIN.	MAX.	1	
Clock Pulse Width	tw	5†	3.9		4.5	_	ns	
Setup Time Data to Clock	tsu	5	2	_	2	-	ns	
Hold Time Data to Clock	t <sub>H</sub>	5	2.6	_	3	-	ns	
Maximum Clock Frequency	f <sub>MAX</sub>	5	125	_	110	· _	MHz	

15 V: min. is @ 4.5 V

#### SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, C<sub>L</sub> = 50 pF

	T T		AMBI	ENT TEMPE	RATURE (1	۲) - °C		
CHARACTERISTICS	SYMBOL	V <sub>cc</sub>	-40 1	lo +85	-55 to	o +125		
		(V)	MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Clock to Q ACT374	telh tehl	5†	2.9	10.2	2.8	11.2	ns	
Clock to Q ACT534	tрін tрні	5	3	10.6	2.9	11.7	ns	
Output Enable and Disable to Q ACT374	telz tehz tezi tezi tezi	5	3.7	13.2	3.6	14.5	'ns	
Output Enable and Disable to Q ACT534	tplz tphz tpzl tpzн	5	3.7	13.2	3.6	14.5	ns	
Power Dissipation Capacitance	CPD§		67	Тур.	67	Тур.	pF	
Min. (Valley) V <sub>он</sub> During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>онv</sub> See Fig. 1	5		v				
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	Volp See Fig. 1	5	1 Typ. @ 25°C			v		
Input Capacitance	C,		-	10		10	pF	
3-State Output Capacitance	Co	_	-	15	_	15	pF	

†5 V: min. is @ 5.5 V


max. is @ 4.5 V

 $f_0 = output frequency$ 

 $C_L = output load capacitance$ 

 $V_{CC}$  = supply voltage.

#### PARAMETER MEASUREMENT INFORMATION




NOTES:


- NOTES: 1. VORY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST. 2. INPUT PULSES MAVE THE FOLLOWING CHARACTERISTICS: PRR  $\leq 1$  MHz,  $t_i$ ,  $\exists$  an,  $t_i$ ;  $\exists$  an, skew 1 ne. 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 # CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

Fig. 1 - Simultaneous switching transient waveforms.


9205-42406




\*For AC series only: When  $V_{CC} = 1.5V$ ,  $R_L = 1 \ k\Omega$ Fig. 2 - Three-state propagation delay waveforms and test circuit.









9205 - 42389

Fig. 3 - Propagation delay times and test circuit.

	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V <sub>cc</sub>	1.5 V
Output Switching Voltage, Vs	0.5 V <sub>cc</sub>	0.5 Vcc





24-Aug-2018

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54AC374F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54AC374F3A	Samples
CD54ACT374F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54ACT374F3A	Samples
CD74AC374E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC374E	Samples
CD74AC374M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC374M	Samples
CD74AC374M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC374M	Samples
CD74AC374ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC374M	Samples
CD74AC534M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC534M	Samples
CD74ACT374E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74ACT374E	Samples
CD74ACT374M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT374M	Samples
CD74ACT374M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT374M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

24-Aug-2018

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54AC374, CD54ACT374, CD74AC374, CD74ACT374 :

- Catalog: CD74AC374, CD74ACT374
- Military: CD54AC374, CD54ACT374

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC374M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CD74AC534M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CD74ACT374M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC374M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74AC534M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74ACT374M96	SOIC	DW	20	2000	367.0	367.0	45.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated